Patents by Inventor Ralf Schledz
Ralf Schledz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9139052Abstract: Embodiments relate to a control unit comprising a data input to receive wheel rotation data from each of a plurality of fixed wheel rotation sensors associated with a wheel of a vehicle and acceleration samples from a plurality of wheel units. The control unit includes a processor to localize each of the plurality of wheel units to a particular wheel of the vehicle from a joint processing of the wheel rotation data and the acceleration samples.Type: GrantFiled: March 18, 2014Date of Patent: September 22, 2015Assignee: Infineon Technologies AGInventors: Christoph Steiner, Ralf Schledz
-
Publication number: 20140200785Abstract: Embodiments relate to a control unit comprising a data input to receive wheel rotation data from each of a plurality of fixed wheel rotation sensors associated with a wheel of a vehicle and acceleration samples from a plurality of wheel units. The control unit includes a processor to localize each of the plurality of wheel units to a particular wheel of the vehicle from a joint processing of the wheel rotation data and the acceleration samples.Type: ApplicationFiled: March 18, 2014Publication date: July 17, 2014Applicant: Infineon Technologies AGInventors: Christoph STEINER, Ralf SCHLEDZ
-
Patent number: 8125812Abstract: Method and device for transmitting outgoing useful signals and an outgoing clock signal. Useful signals and a clock signal are transmitted from a transmitter via a first line pair and a second line pair to a receiver. A first useful signal is transmitted in the form of a modulated difference between the electrical potentials of the first line pair. A second useful signal is transmitted in the form of a modulated difference between the electrical potentials of the second line pair. The clock signal is transmitted in the form of a modulated difference between the average value of the potentials of the first line pair and the average value of the potentials of the second line pair.Type: GrantFiled: March 31, 2008Date of Patent: February 28, 2012Assignee: Qimonda AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz
-
Patent number: 7864907Abstract: A data receiver has a sampling unit connected to a data signal input and configured to sample a data signal amplitude and amplify the sampled data signal amplitude to a predetermined value, a sampling clock generator unit connected to the sampling unit and configured to predetermine a sampling clock for the sampling unit, an evaluation unit connected to the sampling unit and configured to determine the time duration required by the sampling unit for amplifying the sampled data signal amplitude to the predetermined value and evaluate the time duration determined, and a control unit connected to the evaluation unit and the sampling clock generator and configured to define the sampling clock on the basis of the evaluation of the time duration determined by the evaluation unit.Type: GrantFiled: April 30, 2007Date of Patent: January 4, 2011Assignee: Qimonda AGInventors: Martin Streibl, Peter Gregorius, Thomas Rickes, Ralf Schledz
-
Patent number: 7817766Abstract: A digital control loop and a method for clock generation. A control loop includes at least one phase detector configured to detect a phase shift of a feedback signal relative to a reference clock signal and output a correction signal on the basis of the phase shift detected. At least one control loop filter is configured to output, on the basis of the correction signal, a first control signal and a second control signal, the first control signal being substantially the same as the second control signal except that oscillations are suppressed in the second control signal. At least one first phase generator is configured to output a first clock signal on the basis of the first control signal and the first phase reference signal, wherein the first clock signal is transmitted at least partially as feedback signal to the phase detector.Type: GrantFiled: October 30, 2006Date of Patent: October 19, 2010Assignee: Qimonda AGInventors: Peter Gregorius, Thomas Rickes, Ralf Schledz, Martin Streibl
-
Patent number: 7798025Abstract: A sensor circuit has a first input terminal, a second input terminal and an output terminal, a capacitive sensor connected between the first input terminal and the output terminal, a field-effect transistor coupled to the output terminal at one of a source and a drain terminal and coupled to the second input terminal at the other one of the source and drain terminals, and a driver implemented to set a potential at a control terminal of the field-effect transistor such that in sensor operation the field-effect transistor is operated in a sub-threshold voltage range.Type: GrantFiled: March 9, 2007Date of Patent: September 21, 2010Assignee: Infineon Technologies AGInventors: Olaf Roesch, Ralf Schledz
-
Patent number: 7461186Abstract: The invention provides a data handover unit for transferring data from a furst clock domain to a second clock domain, comprising: a first clock unit operable to supply a first clock signal; a selector stage operable to sample an incoming data stream with respect to the first clock signal; a second clock unit operable to supply a second clock signal; a storage unit coupled with the selector stage, wherein the storage unit has a first plurality of storage elements each of which is operable to store one bit of data of the sampled data stream, an output unit for parallelly reading out a fram of data from a second plurality of storage elements included in the first plurality of storage elements with respect to the second clock signal, wherein the selector stage is further operable to successively write the data bits of the sampled data stream into the first plurality of storage elements and to store the respective data bits of the sampled data stream in the respective storage elements until they were read out by tType: GrantFiled: February 3, 2006Date of Patent: December 2, 2008Assignee: Infineon Technologies AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz, Thomas Rickes, Zheng Gu
-
Publication number: 20080240290Abstract: Method and device for transmitting outgoing useful signals and an outgoing clock signal. Useful signals and a clock signal are transmitted from a transmitter via a first line pair and a second line pair to a receiver. A first useful signal is transmitted in the form of a modulated difference between the electrical potentials of the first line pair. A second useful signal is transmitted in the form of a modulated difference between the electrical potentials of the second line pair. The clock signal is transmitted in the form of a modulated difference between the average value of the potentials of the first line pair and the average value of the potentials of the second line pair.Type: ApplicationFiled: March 31, 2008Publication date: October 2, 2008Applicant: QIMONDA AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz
-
Publication number: 20080222443Abstract: The invention relates to a controller for generating control signals (evload_o, odload_o, st_chgclk_o, clk_o , clkorfiford_i) synchronous with a continuous clock signal (clk_hr_i) input to it for a device (1) to be controlled synchronously with the clock signal (clk_hr_i), wherein the controller (SE) has: register means for registering at least one set signal (st_load_i, st_fiford_i), comprising a plurality of bit positions, counting means for counting edges of the clock signal (clk_hr_i) depending on one or a plurality of set signals respectively registered in the register means, and synchronization and output means for synchronizing a value counted by the counting means with the clock signal (clk_hr_i) and the registered set signal and outputting at least one of the control signals, wherein the register means, the counting means and the synchronization and output means are configured and connected to one another in such a way that the output control signal(s), depending on the respectively registered set siType: ApplicationFiled: January 4, 2006Publication date: September 11, 2008Applicant: QIMONDA AGInventors: Paul Wallner, Peter Gregorius, Ralf Schledz
-
Patent number: 7411843Abstract: A semiconductor memory arrangement for operation in a data memory system with at least one semiconductor memory chip for the storage of user data includes a memory controller for control of the at least one semiconductor memory chip, and at least one unidirectional signal line bus for control and address signals connected with the memory controller and branching at least once. The at least once branching bus directly connecting at least one semiconductor memory chip with the memory controller and connecting the semiconductor memory chips among each other.Type: GrantFiled: September 15, 2005Date of Patent: August 12, 2008Assignee: Infineon Technologies AGInventors: Hermann Ruckerbauer, Christian Weiss, Ralf Schledz, Johannes Stecker
-
Patent number: 7397684Abstract: A semiconductor memory array for operation in a data storage system with at least one semiconductor memory chip for the storage of user data and one memory controller for control of the at least one semiconductor memory chip includes at least one unidirectional, serial signal line bus for control and address signals connected with the memory controller, directly connecting at least one semiconductor memory chip with the memory controller and serially connecting with each other the semiconductor memory chips among each other by 1-point-to-1-point connections.Type: GrantFiled: September 15, 2005Date of Patent: July 8, 2008Assignee: Infineon Technologies, AGInventors: Hermann Ruckerbauer, Ralf Schledz, Johannes Stecker, Dominique Savignac, Georg Braun
-
Patent number: 7339840Abstract: A memory system and method is discussed. The memory system includes a memory controller and at least one memory module on which a certain number of semiconductor memory chips and connecting lines are arranged in a respectively specified topology. The connecting lines include first connecting lines forming transfer channels for a protocol based transfer of data and command signal streams from the memory controller to at least one of the memory chips on the memory module and from there to the memory controller, respectively. Second connecting lines are routed separately from the memory controller directly to at least one of the memory chips on the memory module for transferring select information to the at least one memory chip separately from the data and command signal streams.Type: GrantFiled: May 13, 2005Date of Patent: March 4, 2008Assignee: Infineon Technologies AGInventors: Paul Wallner, Ralf Schledz, Peter Gregorius, Hermann Ruckerbauer
-
Publication number: 20070258552Abstract: A data receiver has a sampling unit connected to a data signal input and configured to sample a data signal amplitude and amplify the sampled data signal amplitude to a predetermined value, a sampling clock generator unit connected to the sampling unit and configured to predetermine a sampling clock for the sampling unit, an evaluation unit connected to the sampling unit and configured to determine the time duration required by the sampling unit for amplifying the sampled data signal amplitude to the predetermined value and evaluate the time duration determined, and a control unit connected to the evaluation unit and the sampling clock generator and configured to define the sampling clock on the basis of the evaluation of the time duration determined by the evaluation unit.Type: ApplicationFiled: April 30, 2007Publication date: November 8, 2007Inventors: Martin Streibl, Peter Gregorius, Thomas Rickes, Ralf Schledz
-
Publication number: 20070222496Abstract: A sensor circuit has a first input terminal, a second input terminal and an output terminal, a capacitive sensor connected between the first input terminal and the output terminal, a field-effect transistor coupled to the output terminal at one of a source and a drain terminal and coupled to the second input terminal at the other one of the source and drain terminals, and a driver implemented to set a potential at a control terminal of the field-effect transistor such that in sensor operation the field-effect transistor is operated in a sub-threshold voltage range.Type: ApplicationFiled: March 9, 2007Publication date: September 27, 2007Applicant: Infineon Technologies AGInventors: Olaf Roesch, Ralf Schledz
-
Publication number: 20070186124Abstract: The invention provides a data handover unit for transferring data from a first clock domain to a second clock domain, comprising: a first clock unit operable to supply a first clock signal; a selector stage operable to sample an incoming data stream with respect to the first clock signal; a second clock unit operable to supply a second clock signal; a storage unit coupled with the selector stage, wherein the storage unit has a first plurality of storage elements each of which is operable to store one bit of data of the sampled data stream, an output unit for parallelly reading out a frame of data from a second plurality of storage elements included in the first plurality of storage elements with respect to the second clock signal, wherein the selector stage is further operable to successively write the data bits of the sampled data stream into the first plurality of storage elements and to store the respective data bits of the sampled data stream in the respective storage elements until they were read out byType: ApplicationFiled: February 3, 2006Publication date: August 9, 2007Inventors: Martin Streibl, Peter Gregorius, Ralf Schledz, Thomas Rickes, Zheng Gu
-
Patent number: 7245239Abstract: A synchronous parallel/serial converter is disclosed. In one embodiment, the a synchronous parallel/serial converter that receives a parallel n-bit input signal and comprising a first shift register that receives an odd-numbered part of the input signal with a first load signal in synchronism with a clock signal having a clock rate half the clock rate of a system clock, and provides a serial output as a first one-bit signal sequence; a second shift register that receives an even-numbered part of the input signal with a second load signal synchronism with the clock signal and provides a serial output as a second one-bit signal sequence; and a fusion unit that fuses the first serial one-bit signal sequence synchronously with the clock signal and the second serial one-bit signal sequence in synchronism the clock signal to form a serial one-bit output signal.Type: GrantFiled: January 13, 2006Date of Patent: July 17, 2007Assignee: Infineon Technologies AGInventors: Paul Wallner, Peter Gregorius, Ralf Schledz
-
Publication number: 20070133730Abstract: A digital control loop and a method for clock generation. A control loop includes at least one phase detector configured to detect a phase shift of a feedback signal relative to a reference clock signal and output a correction signal on the basis of the phase shift detected. At least one control loop filter is configured to output, on the basis of the correction signal, a first control signal and a second control signal, the first control signal being substantially the same as the second control signal except that oscillations are suppressed in the second control signal. At least one first phase generator is configured to output a first clock signal on the basis of the first control signal and the first phase reference signal, wherein the first clock signal is transmitted at least partially as feedback signal to the phase detector.Type: ApplicationFiled: October 30, 2006Publication date: June 14, 2007Inventors: Peter Gregorius, Thomas Rickes, Ralf Schledz, Martin Streibl
-
Publication number: 20070058409Abstract: A semiconductor memory arrangement for operation in a data memory system with at least one semiconductor memory chip for the storage of user data includes a memory controller for control of the at least one semiconductor memory chip, and at least one unidirectional signal line bus for control and address signals connected with the memory controller and branching at least once. The at least once branching bus directly connecting at least one semiconductor memory chip with the memory controller and connecting the semiconductor memory chips among each other.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Inventors: Hermann Ruckerbauer, Christian Weiss, Ralf Schledz, Johannes Stecker
-
Publication number: 20070058408Abstract: A semiconductor memory array for operation in a data storage system with at least one semiconductor memory chip for the storage of user data and one memory controller for control of the at least one semiconductor memory chip includes at least one unidirectional, serial signal line bus for control and address signals connected with the memory controller, directly connecting at least one semiconductor memory chip with the memory controller and serially connecting with each other the semiconductor memory chips among each other by 1-point-to-1-point connections.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Inventors: Hermann Ruckerbauer, Ralf Schledz, Johannes Stecker, Dominique Savignac, Georg Braun
-
Publication number: 20070033489Abstract: A semiconductor memory device includes semiconductor memory cells with at least one memory cell capable of acting either in a first mode, wherein it functions as a storage device for ECC information, or in a second mode, wherein it functions as either as a redundant memory cell or a as a cell storing ordinary information. The semiconductor memory device further includes a signal control device for signaling if the at least one memory cell is to be used either in the first mode or in the second mode. A method of operating a semiconductor memory device is also provided including the steps of registering a status of a signal device and, depending on the status of the signal device, operating the at least one memory cell either in the first mode or in either of the selected second modes.Type: ApplicationFiled: July 24, 2006Publication date: February 8, 2007Inventors: Hermann RUCKERBAUER, Dominique SAVIGNAC, Ralf SCHLEDZ, Christian SICHERT, Yukio FUKUZO