Patents by Inventor Ramacharan Sundararaman
Ramacharan Sundararaman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11927932Abstract: A system includes a power profile engine, a power measurement engine, and a power throttling signal generator. The power profile engine receives a desired power profile, e.g., a first profile current average associated with a first time duration and a second profile current average associated with a second time duration. The power measurement engine measures current being drawn and generates a first running average for the measured currents for the first time duration and generates a second running average for the measured currents for the second time duration. The power throttling signal generator generates a first power throttling signal to throttle power in response to the first running average for the measured currents being greater than the first profile current average and generates a second power throttling signal to throttle power in response to the second running average for the measured currents being greater than the second profile current average.Type: GrantFiled: March 20, 2023Date of Patent: March 12, 2024Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Ramacharan Sundararaman, James Eldredge, Richard Taylor
-
Patent number: 11921904Abstract: A new approach is proposed to support a hardware-based lock mechanism having a hardware-based lock unit associated with a resource, wherein the lock is utilized by an arbitrator to arbitrate between multiple agents requesting access to the resource. When a first agent requests access to resource in unlocked state, the arbitrator creates a lock ID and set a locked state indicating that the resource is locked. The lock ID is provided to the first agent, which now has exclusive control over the resource. The arbitrator ensures that any agent with the same ID may access the resource. When a second agent requests access to the resource with a lock ID to the arbitrator, it is granted access to the resource if the lock ID provided matches the one stored on the lock unit. If there is a mismatch between the lock IDs, access to the resource is denied.Type: GrantFiled: July 31, 2020Date of Patent: March 5, 2024Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Nithyananda Miyar, Martin Kovac
-
Patent number: 11868475Abstract: A new approach is proposed that contemplates systems and methods to support post reset fuse reload for latency reduction. First, values of fuses are read once and stored into one or more load registers on an electronic device, wherein the load registers are protected. Once the values of the fuse are loaded into the load registers, a valid indicator of the load registers is set indicating that the values have been successfully loaded into the load registers. When other components of the electronic device need to access these values, the other components will check the load registers first. If it is determined that the valid indicator of the load registers is set, the stored values are read from the load registers instead of from the fuses. If the valid indicator of the load registers is not set, the values are loaded again from the fuses into the load registers.Type: GrantFiled: October 31, 2020Date of Patent: January 9, 2024Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Nithyananda Miyar, Martin Kovac, Avinash Sodani, Raghuveer Shivaraj
-
Patent number: 11836501Abstract: A new approach is proposed to support hardware-based PCIe link up based on post silicon characterization of an electronic device. A non-volatile storage medium of a bootup unit on the electronic device maintains an initialization sequence for the physical layer of a PCIe link, and a non-volatile storage medium allows flexible programming. During operation, the bootup unit reads from the non-volatile storage medium instructions to program/override one or more PCIe physical layer settings and controller registers for the PCIe link based on the post silicon characterization of the electronic device. The bootup unit is limited to access and override only to the one or more physical layer settings and controller registers of the PCIe link. The entire process of reading the initialization sequence and programming the one or more PCIe physical layer settings and the controller registers happens within time limit constraints of the PCIe specification for latency reduction.Type: GrantFiled: January 18, 2023Date of Patent: December 5, 2023Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Nithyananda Miyar
-
Patent number: 11829492Abstract: A new approach is proposed to support hardware-based protection for registers of an electronic device. Sources requesting access to the registers are categorized into a set of internal sources that can be trusted and a set of external sources that are untrusted. The registers are classified into a set of internal registers allowed to be accessed by the internal resources only, a set of read-only external registers that can be read by the external resources in addition to accessed by the internal resources, and a set of read/write external registers that can be read and written by both the internal and the external resources. Each access request by a source to the registers includes the source type, wherein access request is granted or denied based on the matching between the source bits in the access request and the register classification bits of the one or more registers to be accessed.Type: GrantFiled: January 29, 2021Date of Patent: November 28, 2023Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Saurabh Shrivastava, Avinash Sodani, Nithyananda Miyar
-
Patent number: 11782866Abstract: Embodiments may be generally direct to apparatuses, systems, method, and techniques to detect a message to communicate via an interconnect coupled with a device capable of communication via a plurality of interconnect protocols, the plurality of interconnect protocols comprising a non-coherent interconnect protocol, a coherent interconnect protocol, and a memory interconnect protocol. Embodiments also include determining an interconnect protocol of the plurality of interconnect protocols to communicate the message via the interconnect based on the message, and providing the message to a multi-protocol multiplexer coupled with the interconnect, the multi-protocol multiplexer to communicate the message utilizing the interconnect protocol via the interconnect with the device.Type: GrantFiled: February 17, 2022Date of Patent: October 10, 2023Assignee: Intel CorporationInventors: Stephen R. Van Doren, Rajesh M. Sankaran, David A. Koufaty, Ramacharan Sundararaman, Ishwar Agarwal
-
Patent number: 11734608Abstract: A system includes a memory, an interface engine, and a master. The memory is configured to store data. The inference engine is configured to receive the data and to perform one or more computation tasks of a machine learning (ML) operation associated with the data. The master is configured to interleave an address associated with memory access transaction for accessing the memory. The master is further configured to provide a content associated with the accessing to the inference engine.Type: GrantFiled: December 23, 2020Date of Patent: August 22, 2023Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Ramacharan Sundararaman
-
Patent number: 11729096Abstract: Embodiments may be generally direct to apparatuses, systems, method, and techniques to provide multi-interconnect protocol communication. In an embodiment, an apparatus for providing multi-interconnect protocol communication may include a component comprising at least one connector operative to connect the component to at least one off-package device via a standard interconnect protocol, and logic, at least a portion of the logic comprised in hardware, the logic to determine data to be communicated via a multi-interconnect protocol, provide the data to a multi-protocol multiplexer to determine a route for the data, route the data on-package responsive to the multi-protocol multiplexer indicating a multi-interconnect on-package mode, and route the data off-package via the at least one connector responsive to the multi-protocol multiplexer indicating a multi-interconnect off-package mode. Other embodiments are described.Type: GrantFiled: August 2, 2021Date of Patent: August 15, 2023Assignee: Intel CorporationInventors: Debendra Das Sharma, Michelle C. Jen, Mark S. Myers, Don Soltis, Ramacharan Sundararaman, Stephen R. Van Doren, Mahesh Wagh
-
Publication number: 20230229129Abstract: A system includes a power profile engine, a power measurement engine, and a power throttling signal generator. The power profile engine receives a desired power profile, e.g., a first profile current average associated with a first time duration and a second profile current average associated with a second time duration. The power measurement engine measures current being drawn and generates a first running average for the measured currents for the first time duration and generates a second running average for the measured currents for the second time duration. The power throttling signal generator generates a first power throttling signal to throttle power in response to the first running average for the measured currents being greater than the first profile current average and generates a second power throttling signal to throttle power in response to the second running average for the measured currents being greater than the second profile current average.Type: ApplicationFiled: March 20, 2023Publication date: July 20, 2023Inventors: Avinash Sodani, Ramacharan Sundararaman, James Eldredge, Richard Taylor
-
Patent number: 11687136Abstract: A power throttling engine includes a register configured to receive a power throttling signal. The power throttling engine further includes a decoder configured to generate a vector based on a value of the power throttling signal. The value of the power throttling signal is an amount of power throttling of a device. The power throttling engine further includes a clock gating logic configured to receive the vector and further configured to receive a clocking signal. The clock gating logic is configured to remove clock edges of the clocking signal based on the vector to generate a throttled clocking signal.Type: GrantFiled: April 22, 2022Date of Patent: June 27, 2023Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Srinivas Sripada, Ramacharan Sundararaman, Chia-Hsin Chen, Nikhil Jayakumar
-
Patent number: 11635739Abstract: A system includes a power profile engine, a power measurement engine, and a power throttling signal generator. The power profile engine receives a desired power profile, e.g., a first profile current average associated with a first time duration and a second profile current average associated with a second time duration. The power measurement engine measures current being drawn and generates a first running average for the measured currents for the first time duration and generates a second running average for the measured currents for the second time duration. The power throttling signal generator generates a first power throttling signal to throttle power in response to the first running average for the measured currents being greater than the first profile current average and generates a second power throttling signal to throttle power in response to the second running average for the measured currents being greater than the second profile current average.Type: GrantFiled: April 30, 2020Date of Patent: April 25, 2023Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Ramacharan Sundararaman, James Eldredge, Richard Taylor
-
Patent number: 11586446Abstract: A new approach is proposed to support hardware-based PCIe link up based on post silicon characterization of an electronic device. A non-volatile storage medium of a bootup unit on the electronic device maintains an initialization sequence for the physical layer of a PCIe link, and a non-volatile storage medium allows flexible programming. During operation, the bootup unit reads from the non-volatile storage medium instructions to program/override one or more PCIe physical layer settings and controller registers for the PCIe link based on the post silicon characterization of the electronic device. The bootup unit is limited to access and override only to the one or more physical layer settings and controller registers of the PCIe link. The entire process of reading the initialization sequence and programming the one or more PCIe physical layer settings and the controller registers happens within time limit constraints of the PCIe specification for latency reduction.Type: GrantFiled: May 20, 2021Date of Patent: February 21, 2023Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Nithyananda Miyar
-
Publication number: 20220244767Abstract: A power throttling engine includes a register configured to receive a power throttling signal. The power throttling engine further includes a decoder configured to generate a vector based on a value of the power throttling signal. The value of the power throttling signal is an amount of power throttling of a device. The power throttling engine further includes a clock gating logic configured to receive the vector and further configured to receive a clocking signal. The clock gating logic is configured to remove clock edges of the clocking signal based on the vector to generate a throttled clocking signal.Type: ApplicationFiled: April 22, 2022Publication date: August 4, 2022Inventors: Avinash Sodani, Srinivas Sripada, Ramacharan Sundararaman, Chia-Hsin Chen, Nikhil Jayakumar
-
Publication number: 20220197847Abstract: Embodiments may be generally direct to apparatuses, systems, method, and techniques to detect a message to communicate via an interconnect coupled with a device capable of communication via a plurality of interconnect protocols, the plurality of interconnect protocols comprising a non-coherent interconnect protocol, a coherent interconnect protocol, and a memory interconnect protocol. Embodiments also include determining an interconnect protocol of the plurality of interconnect protocols to communicate the message via the interconnect based on the message, and providing the message to a multi-protocol multiplexer coupled with the interconnect, the multi-protocol multiplexer to communicate the message utilizing the interconnect protocol via the interconnect with the device.Type: ApplicationFiled: February 17, 2022Publication date: June 23, 2022Inventors: Stephen R. Van Doren, Rajesh M. Sankaran, David A. Koufaty, Ramacharan Sundararaman, Ishwar Agarwal
-
Patent number: 11340673Abstract: A power throttling engine includes a register configured to receive a power throttling signal. The power throttling engine further includes a decoder configured to generate a vector based on a value of the power throttling signal. The value of the power throttling signal is an amount of power throttling of a device. The power throttling engine further includes a clock gating logic configured to receive the vector and further configured to receive a clocking signal. The clock gating logic is configured to remove clock edges of the clocking signal based on the vector to generate a throttled clocking signal.Type: GrantFiled: April 30, 2020Date of Patent: May 24, 2022Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Srinivas Sripada, Ramacharan Sundararaman, Chia-Hsin Chen, Nikhil Jayakumar
-
Patent number: 11334258Abstract: A new approach is proposed to support hardware-based memory region protection for an electronic device. One or more sources/requesting access to a memory/storage that is local to or associated with the electronic device are categorized into at least two types—a set of trusted sources and a set of untrusted sources. Accordingly, a memory manager is configured to partition the memory into a plurality of regions including at least a secure region that is accessible only by a trusted source and a non-secure region that is accessible by an untrusted source. Any access attempt to the secure region by one of the untrusted sources will be blocked. During operation, the memory manager is configured to dynamically adjust the demarcation and/or size of the secure region and the non-secure region of the memory via remapping of the memory based on current access need to data maintained in the memory.Type: GrantFiled: January 29, 2021Date of Patent: May 17, 2022Assignee: Marvell Asia Pte LtdInventors: Ramacharan Sundararaman, Nithyananda Miyar, Hakseon Lee
-
Publication number: 20210399982Abstract: Embodiments may be generally direct to apparatuses, systems, method, and techniques to provide multi-interconnect protocol communication. In an embodiment, an apparatus for providing multi-interconnect protocol communication may include a component comprising at least one connector operative to connect the component to at least one off-package device via a standard interconnect protocol, and logic, at least a portion of the logic comprised in hardware, the logic to determine data to be communicated via a multi-interconnect protocol, provide the data to a multi-protocol multiplexer to determine a route for the data, route the data on-package responsive to the multi-protocol multiplexer indicating a multi-interconnect on-package mode, and route the data off-package via the at least one connector responsive to the multi-protocol multiplexer indicating a multi-interconnect off-package mode. Other embodiments are described.Type: ApplicationFiled: August 2, 2021Publication date: December 23, 2021Inventors: Debendra Das Sharma, Michelle C. Jen, Mark S. Myers, Don Soltis, Ramacharan Sundararaman, Stephen R. Van Doren, Mahesh Wagh
-
Patent number: 11204867Abstract: There is disclosed in an example a peripheral component interconnect express (PCIe) controller to provide coherent memory mapping between an accelerator memory and a host memory address space. The PCIe controller may include extensions to provide a coherent accelerator interconnect (CAI) to provide bias-based coherency tracking between the accelerator memory and the host memory address space. The extensions may include: a mapping engine to provide opcode mapping between PCIe instructions and on-chip system fabric (OSF) instructions for the CAI, a tunneling engine to provide scalable memory interconnect (SMI) tunneling of host memory operations to the accelerator memory via the CAI, host-bias-to-device-bias (HBDB) flip engine to enable the accelerator to flush a host cache line, and a QoS engine comprising a plurality of virtual channels.Type: GrantFiled: September 29, 2017Date of Patent: December 21, 2021Assignee: Intel CorporationInventors: Ishwar Agarwal, Stephen R. Van Doren, Ramacharan Sundararaman
-
Publication number: 20210389884Abstract: A new approach is proposed to support hardware-based memory region protection for an electronic device. One or more sources/requesting access to a memory/storage that is local to or associated with the electronic device are categorized into at least two types—a set of trusted sources and a set of untrusted sources. Accordingly, a memory manager is configured to partition the memory into a plurality of regions including at least a secure region that is accessible only by a trusted source and a non-secure region that is accessible by an untrusted source. Any access attempt to the secure region by one of the untrusted sources will be blocked. During operation, the memory manager is configured to dynamically adjust the demarcation and/or size of the secure region and the non-secure region of the memory via remapping of the memory based on current access need to data maintained in the memory.Type: ApplicationFiled: January 29, 2021Publication date: December 16, 2021Inventors: Ramacharan Sundararaman, Nithyananda Miyar, Hakseon Lee
-
Patent number: 11095556Abstract: Embodiments may be generally direct to apparatuses, systems, method, and techniques to provide multi-interconnect protocol communication. In an embodiment, an apparatus for providing multi-interconnect protocol communication may include a component comprising at least one connector operative to connect the component to at least one off-package device via a standard interconnect protocol, and logic, at least a portion of the logic comprised in hardware, the logic to determine data to be communicated via a multi-interconnect protocol, provide the data to a multi-protocol multiplexer to determine a route for the data, route the data on-package responsive to the multi-protocol multiplexer indicating a multi-interconnect on-package mode, and route the data off-package via the at least one connector responsive to the multi-protocol multiplexer indicating a multi-interconnect off-package mode. Other embodiments are described.Type: GrantFiled: June 30, 2017Date of Patent: August 17, 2021Assignee: INTEL CORPORATIONInventors: Debendra Das Sharma, Michelle C. Jen, Mark S. Myers, Don Soltis, Ramacharan Sundararaman, Stephen R. Van Doren, Mahesh Wagh