Patents by Inventor Ramakrishna Saripalli
Ramakrishna Saripalli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11848678Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: GrantFiled: September 13, 2022Date of Patent: December 19, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R
-
Publication number: 20230006663Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: ApplicationFiled: September 13, 2022Publication date: January 5, 2023Applicant: Texas Instruments IncorporatedInventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R
-
Patent number: 11444612Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: GrantFiled: April 6, 2021Date of Patent: September 13, 2022Assignee: Texas Instruments IncorporatedInventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R
-
Publication number: 20210226619Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: ApplicationFiled: April 6, 2021Publication date: July 22, 2021Inventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R.
-
Patent number: 10972086Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: GrantFiled: April 8, 2019Date of Patent: April 6, 2021Assignee: Texas Instruments IncorporatedInventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R
-
Publication number: 20200321952Abstract: In described examples, an amplifier can be arranged to generate a first stage output signal in response to an input signal. The input signal can be coupled to control a first current coupled from a first current source through a common node to generate the first stage output signal. A replica circuit can be arranged to generate a replica load signal in response to the input signal and in response to current received from the common node. A current switch can be arranged to selectively couple a second current from a second current source to the common node in response to the replica load signal.Type: ApplicationFiled: April 8, 2019Publication date: October 8, 2020Inventors: Nitin Agarwal, Venkat Ramakrishna Saripalli, Venkata Ramanan R
-
Patent number: 9411763Abstract: Methods and apparatus relating to allocation of flow control credits for high performance devices are described. In some embodiments, controls and/or configuration structures may be provided for the OS (Operating System) or VMM (Virtual Machine Manager) to indicate possible processor affinity (e.g., of a device driver for a given PCIe device) to the platform components (in a platform dependent fashion, for example). Using this data, the platform components could configure the RC (Root Complex) ports and/or intermediate components (such as switches, bridges, etc.) to pre-allocate buffers for the links coupling the PCIe device to the RC ports or intermediate components. Other embodiments are also disclosed and claimed.Type: GrantFiled: January 13, 2012Date of Patent: August 9, 2016Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Patent number: 9405908Abstract: Embodiments of system, method, and apparatus for virtualizing TPM accesses is described. In some embodiments, an apparatus including a CPU core to execute a software program, a manageability engine coupled to the CPU core, the manageability engine to receive a trusted platform module (TPM) command requested by the software program and to process the TPM command utilizing a manageability firmware by at least creating a TPM network packet, and a network interface coupled to the manageability engine to transmit the TPM network packet to a remote TPM that is external to the apparatus for processing is utilized as a part of this virtualization process.Type: GrantFiled: March 15, 2013Date of Patent: August 2, 2016Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Patent number: 9223579Abstract: In one embodiment, the present invention includes a method for receiving a non-coherent atomic request from a device coupled to an agent via a non-coherent link, accessing a mapping table of the agent to convert the non-coherent atomic request into a coherent atomic request, and transmitting the coherent atomic request via a coherent link to a second agent coupled to the agent to cause the second agent to be a completer of the non-coherent atomic request. Other embodiments are described and claimed.Type: GrantFiled: September 10, 2014Date of Patent: December 29, 2015Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Patent number: 9141573Abstract: An apparatus, method, system, and computer-readable medium are disclosed. In one embodiment the apparatus is a processor. The processor includes thread remapping logic that is capable of tracking hardware thread interrupt equivalence information for a first hardware thread and a second hardware thread. The processor also includes logic to receive an interrupt issued from a device, wherein the interrupt has an affinity tied to the first hardware thread. The processor also includes logic to redirect the interrupt to the second hardware thread when the hardware thread interrupt equivalence information validates the second hardware thread is capable of handling the interrupt.Type: GrantFiled: May 15, 2014Date of Patent: September 22, 2015Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Patent number: 8959363Abstract: Embodiments of system, method, and apparatus for virtualizing TPM accesses is described. In some embodiments, an apparatus including a CPU core to execute a software program, a manageability engine coupled to the CPU core, the manageability engine to receive a trusted platform module (TPM) command requested by the software program and to process the TPM command utilizing a manageability firmware by at least creating a TPM network packet, and a network interface coupled to the manageability engine to transmit the TPM network packet to a remote TPM that is external to the apparatus for processing is utilized as a part of this virtualization process.Type: GrantFiled: June 3, 2010Date of Patent: February 17, 2015Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Publication number: 20150032924Abstract: In one embodiment, the present invention includes a method for receiving a non-coherent atomic request from a device coupled to an agent via a non-coherent link, accessing a mapping table of the agent to convert the non-coherent atomic request into a coherent atomic request, and transmitting the coherent atomic request via a coherent link to a second agent coupled to the agent to cause the second agent to be a completer of the non-coherent atomic request. Other embodiments are described and claimed.Type: ApplicationFiled: September 10, 2014Publication date: January 29, 2015Inventor: Ramakrishna Saripalli
-
Patent number: 8862801Abstract: In one embodiment, the present invention includes a method for receiving a non-coherent atomic request from a device coupled to an agent via a non-coherent link, accessing a mapping table of the agent to convert the non-coherent atomic request into a coherent atomic request, and transmitting the coherent atomic request via a coherent link to a second agent coupled to the agent to cause the second agent to be a completer of the non-coherent atomic request. Other embodiments are described and claimed.Type: GrantFiled: November 20, 2012Date of Patent: October 14, 2014Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Publication number: 20140250250Abstract: An apparatus, method, system, and computer-readable medium are disclosed. In one embodiment the apparatus is a processor. The processor includes thread remapping logic that is capable of tracking hardware thread interrupt equivalence information for a first hardware thread and a second hardware thread. The processor also includes logic to receive an interrupt issued from a device, wherein the interrupt has an affinity tied to the first hardware thread. The processor also includes logic to redirect the interrupt to the second hardware thread when the hardware thread interrupt equivalence information validates the second hardware thread is capable of handling the interrupt.Type: ApplicationFiled: May 15, 2014Publication date: September 4, 2014Inventor: Ramakrishna Saripalli
-
Patent number: 8762994Abstract: An apparatus, method, system, and computer-readable medium are disclosed. In one embodiment the apparatus is a processor. The processor includes thread remapping logic that is capable of tracking hardware thread interrupt equivalence information for a first hardware thread and a second hardware thread. The processor also includes logic to receive an interrupt issued from a device, wherein the interrupt has an affinity tied to the first hardware thread. The processor also includes logic to redirect the interrupt to the second hardware thread when the hardware thread interrupt equivalence information validates the second hardware thread is capable of handling the interrupt.Type: GrantFiled: August 26, 2010Date of Patent: June 24, 2014Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Publication number: 20140089533Abstract: Methods and apparatus relating to allocation of flow control credits for high performance devices are described. In some embodiments, controls and/or configuration structures may be provided for the OS (Operating System) or VMM (Virtual Machine Manager) to indicate possible processor affinity (e.g., of a device driver for a given PCIe device) to the platform components (in a platform dependent fashion, for example). Using this data, the platform components could configure the RC (Root Complex) ports and/or intermediate components (such as switches, bridges, etc.) to pre-allocate buffers for the links coupling the PCIe device to the RC ports or intermediate components. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: January 13, 2012Publication date: March 27, 2014Inventor: Ramakrishna Saripalli
-
Publication number: 20130298250Abstract: Embodiments of system, method, and apparatus for virtualizing TPM accesses is described. In some embodiments, an apparatus including a CPU core to execute a software program, a manageability engine coupled to the CPU core, the manageability engine to receive a trusted platform module (TPM) command requested by the software program and to process the TPM command utilizing a manageability firmware by at least creating a TPM network packet, and a network interface coupled to the manageability engine to transmit the TPM network packet to a remote TPM that is external to the apparatus for processing is utilized as a part of this virtualization process.Type: ApplicationFiled: March 15, 2013Publication date: November 7, 2013Inventor: Ramakrishna Saripalli
-
Publication number: 20130080667Abstract: In one embodiment, the present invention includes a method for receiving a non-coherent atomic request from a device coupled to an agent via a non-coherent link, accessing a mapping table of the agent to convert the non-coherent atomic request into a coherent atomic request, and transmitting the coherent atomic request via a coherent link to a second agent coupled to the agent to cause the second agent to be a completer of the non-coherent atomic request. Other embodiments are described and claimed.Type: ApplicationFiled: November 20, 2012Publication date: March 28, 2013Inventor: Ramakrishna Saripalli
-
Patent number: 8352656Abstract: In one embodiment, the present invention includes a method for receiving a non-coherent atomic request from a device coupled to an agent via a non-coherent link, accessing a mapping table of the agent to convert the non-coherent atomic request into a coherent atomic request, and transmitting the coherent atomic request via a coherent link to a second agent coupled to the agent to cause the second agent to be a completer of the non-coherent atomic request. Other embodiments are described and claimed.Type: GrantFiled: April 8, 2010Date of Patent: January 8, 2013Assignee: Intel CorporationInventor: Ramakrishna Saripalli
-
Publication number: 20130007768Abstract: Methods and apparatus relating to atomic operations on multi-socket/multi-processor platforms are described. In one embodiment, a first agent (such as a processor core) is coupled to a second agent (such as an input/output device) via a link. A memory, coupled to the first agent, stores a device driver, corresponding to the second agent, and an operating system (OS) for the first agent. The OS detects an affinity mask that indicates which agents are to be quiesced for an atomic operation to be issued by the second agent. The agents identified by the affinity mask are then quiesced in response to receipt of the atomic operation from the second agent. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: July 2, 2011Publication date: January 3, 2013Inventor: RAMAKRISHNA SARIPALLI