Abstract: An apparatus and method for processing Hsync and Vsync signals in graphic controllers to avoid a false reading of pulses caused by glitches. The apparatus and method involve detecting when the synch signal crosses the threshold for the first time. When this occurs, the output of the detection circuit is held for the predetermined period of time, even if subsequent transitions across threshold occur during this period. After the predetermined period expires, the output is released and may assume the same state as the input sync signal at that time. In this manner, a misinterpretation of the resolution format caused by the reading of a “false” pulse caused by a glitch on a sync signal can be avoided.