Patents by Inventor Ramanujam Srinidhi Embar
Ramanujam Srinidhi Embar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230253339Abstract: Embodiments of a microelectronic package include a package body, radio frequency (RF) circuitry contained in the package body, and a topside input/output (I/O) interface formed on an exterior surface of the package body, and a coaxially-shielded RF interposer. The first coaxially-shielded RF interposer includes a dielectric interposer body, a first signal-carrying via electrically coupled to a topside signal terminal included in the topside I/O interface, and a first coaxial shield structure. The first coaxial shield structure is bonded to the dielectric interposer body, is electrically coupled to a first topside ground terminal further included in the topside I/O interface, and extends at least at least partially around an outer periphery of the signal-carrying via.Type: ApplicationFiled: February 9, 2022Publication date: August 10, 2023Inventors: Roy McLaren, Joseph Agyemang Duah, Ramanujam Srinidhi Embar
-
Publication number: 20230198469Abstract: Apparatuses and systems implementing an amplifier module are described. The amplifier module can include a substrate. A driver amplifier die, a splitter network, an output amplifier die, a bias controller, and a combiner network can be coupled to the substrate. The driver amplifier die can be configured to receive an input radio frequency (RF) signal. The splitter network can be configured to split an intermediate RF signal outputted from the driver amplifier die into first and second RF signals. The output amplifier die can be configured to receive the first and second RF signals. The bias controller can be configured to bias the driver amplifier die and the output amplifier die. The combiner network can be configured to combine first and second outputs of the output amplifier die to generate an output RF signal and terminate at least one harmonic of the output amplifier die's output impedance.Type: ApplicationFiled: December 20, 2021Publication date: June 22, 2023Applicant: Renesas Electronics America Inc.Inventors: Hussain Hasanali LADHANI, Ramanujam SRINIDHI EMBAR
-
Publication number: 20230128387Abstract: Systems and methods for amplifying a signal is described. A circuit may convert an input radio frequency (RF) signal into a first RF signal with power level matching a power capacity of a first transistor of a first size in a carrier amplifier stage, a second RF signal with power level matching a power capacity of a second transistor of the first size in a peaking amplifier stage, and a third RF signal with third power level matching a power capacity of a third transistor of a second size in another peaking amplifier stage. The circuit may amplify the first, second, and third RF signals to generate first, second, and third amplified RF signals, respectively. The circuit may combine the first, second, and third amplified RF signals, into an output RF signal that is an amplified version of the input RF signal.Type: ApplicationFiled: October 27, 2021Publication date: April 27, 2023Applicant: Renesas Electronics America Inc.Inventors: Hussain Hasanali Ladhani, Ramanujam Srinidhi Embar, Michael Guyonnet, Tushar Sharma, Shishir Ramasare Shukla
-
Patent number: 11587852Abstract: An amplifier module includes a module substrate and first and second power transistor dies. The first power transistor die is coupled to a mounting surface of the module substrate, and has first and second input/output (I/O) contact pads and a first ground contact pad, all of which are all exposed at a surface of the first power transistor die that faces toward the mounting surface of the module substrate. The second power transistor die also is coupled to the mounting surface, and has third and fourth I/O contact pads and a second ground contact pad. The third and fourth I/O contact pads are exposed at a surface of the second power transistor die that faces away from the mounting surface of the module substrate, and the second ground contact pad is exposed at a surface of the second power transistor die that faces toward the mounting surface.Type: GrantFiled: March 18, 2021Date of Patent: February 21, 2023Assignee: NXP USA, Inc.Inventors: Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Patent number: 11522497Abstract: An amplifier includes a package that includes a carrier amplifier having a carrier amplifier input and output, a peaking amplifier having a peaking amplifier input and output, and corresponding input and output leads. The package includes a first integrated passive device including a first capacitor structure. The first integrated passive device includes a first contact pad coupled to the peaking amplifier output and a second contact pad coupled to the peaking output lead. The package includes a second integrated passive device including a second capacitor structure. The second integrated passive device includes a third contact pad coupled to the carrier amplifier output and a fourth contact pad coupled to the carrier output lead. The amplifier includes input circuitry a combining node configured to combine a carrier output signal and a peaking output signal.Type: GrantFiled: May 26, 2020Date of Patent: December 6, 2022Assignee: NXP USA, Inc.Inventors: Ramanujam Srinidhi Embar, Jeffrey Spencer Roberts
-
Patent number: 11502026Abstract: A semiconductor device includes a die body having a frontside and a transistor having an active area formed in the die body, the active area being bounded by an outer periphery. An interconnect structure is formed over the frontside of the die body and contains patterned electrically conductive material defining first, second, and third contacts electrically coupled to first, second, and third subregions, respectively, within the active area of the transistor. A frontside input/output (I/O) interface is formed in an outer portion of the interconnect structure. The frontside I/O interface contains first, second, and third contact pads, the first contact pad being electrically connected to the first contact, the second contact pad being electrically connected to the second contact, and the third contact pad being electrically connected the third contact, wherein the third contact pad is positioned at a location overlying the active area of the transistor.Type: GrantFiled: October 12, 2020Date of Patent: November 15, 2022Assignee: NXP USA, Inc.Inventors: Vikas Shilmkar, Ramanujam Srinidhi Embar, Ibrahim Khalil
-
Publication number: 20220115297Abstract: A semiconductor device includes a die body having a frontside and a transistor having an active area formed in the die body, the active area being bounded by an outer periphery. An interconnect structure is formed over the frontside of the die body and contains patterned electrically conductive material defining first, second, and third contacts electrically coupled to first, second, and third subregions, respectively, within the active area of the transistor. A frontside input/output (I/O) interface is formed in an outer portion of the interconnect structure. The frontside I/O interface contains first, second, and third contact pads, the first contact pad being electrically connected to the first contact, the second contact pad being electrically connected to the second contact, and the third contact pad being electrically connected the third contact, wherein the third contact pad is positioned at a location overlying the active area of the transistor.Type: ApplicationFiled: October 12, 2020Publication date: April 14, 2022Inventors: Vikas Shilmkar, Ramanujam Srinidhi Embar, Ibrahim Khalil
-
Publication number: 20220115298Abstract: An amplifier module includes a module substrate and first and second power transistor dies. The first power transistor die is coupled to a mounting surface of the module substrate, and has first and second input/output (I/O) contact pads and a first ground contact pad, all of which are all exposed at a surface of the first power transistor die that faces toward the mounting surface of the module substrate. The second power transistor die also is coupled to the mounting surface, and has third and fourth I/O contact pads and a second ground contact pad. The third and fourth I/O contact pads are exposed at a surface of the second power transistor die that faces away from the mounting surface of the module substrate, and the second ground contact pad is exposed at a surface of the second power transistor die that faces toward the mounting surface.Type: ApplicationFiled: March 18, 2021Publication date: April 14, 2022Inventors: Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Patent number: 11277099Abstract: An RF power amplifier includes an amplifier device and a shunt-inductance circuit. The amplifier device includes a substrate, a combining node lead, first and second amplifier dies coupled to the substrate, and first and second output circuits. The first and second amplifier dies are configured to amplify first and second input RF signals, respectively, to produce first and second output RF signals at first and second output terminals, respectively. The first output circuit includes a first inductive path connecting the first output terminal to the lead. The second output circuit includes a second inductive path connecting the second output terminal to the lead. The lead is configured to combine the first and second output RF signals to produce a third output RF signal. The shunt-inductance circuit is coupled between the first output terminal and a ground reference.Type: GrantFiled: June 10, 2020Date of Patent: March 15, 2022Assignee: NXP USA, Inc.Inventors: Ramanujam Srinidhi Embar, Ning Zhu, Muhammad Abduhu Ruhul Hasin, Roy McLaren
-
Publication number: 20210391829Abstract: An RF power amplifier includes an amplifier device and a shunt-inductance circuit. The amplifier device includes a substrate, a combining node lead, first and second amplifier dies coupled to the substrate, and first and second output circuits. The first and second amplifier dies are configured to amplify first and second input RF signals, respectively, to produce first and second output RF signals at first and second output terminals, respectively. The first output circuit includes a first inductive path connecting the first output terminal to the lead. The second output circuit includes a second inductive path connecting the second output terminal to the lead. The lead is configured to combine the first and second output RF signals to produce a third output RF signal. The shunt-inductance circuit is coupled between the first output terminal and a ground reference.Type: ApplicationFiled: June 10, 2020Publication date: December 16, 2021Inventors: Ramanujam Srinidhi Embar, Ning Zhu, Muhammad Abduhu Ruhul Hasin, Roy McLaren
-
Publication number: 20210376798Abstract: An amplifier includes a package that includes a carrier amplifier having a carrier amplifier input and output, a peaking amplifier having a peaking amplifier input and output, and corresponding input and output leads. The package includes a first integrated passive device including a first capacitor structure. The first integrated passive device includes a first contact pad coupled to the peaking amplifier output and a second contact pad coupled to the peaking output lead. The package includes a second integrated passive device including a second capacitor structure. The second integrated passive device includes a third contact pad coupled to the carrier amplifier output and a fourth contact pad coupled to the carrier output lead. The amplifier includes input circuitry a combining node configured to combine a carrier output signal and a peaking output signal.Type: ApplicationFiled: May 26, 2020Publication date: December 2, 2021Inventors: Ramanujam SRINIDHI EMBAR, Jeffrey Spencer ROBERTS
-
Patent number: 11190146Abstract: Doherty power amplifier (PA) devices (e.g., packages and modules) including integrated output combining networks are disclosed. In embodiments, the Doherty PA device includes a first amplifier die having a first transistor with a first output terminal at which a first amplified signal is generated, a second amplifier die having a second transistor with a second output terminal at which a second amplified signal is generated, and an output combining network. The output combining network includes, in turn, a combining node integrally formed with the second amplifier die and electrically coupled to the second output terminal. At least one die-to-die bond wire electrically couples the first output terminal to the combining node. The at least one die-to-die bond wire has an electrical length, which is results in a 90 degree phase shift imparted to the first amplified signal between the first output terminal and the combining node.Type: GrantFiled: January 8, 2020Date of Patent: November 30, 2021Assignee: NXP USA, Inc.Inventors: Ramanujam Srinidhi Embar, Ebrahim M. Al Seragi, Anthony Lamy, Ricardo Uscola, Damon G. Holmes
-
Publication number: 20210152130Abstract: Doherty power amplifier (PA) devices (e.g., packages and modules) including integrated output combining networks are disclosed. In embodiments, the Doherty PA device includes a first amplifier die having a first transistor with a first output terminal at which a first amplified signal is generated, a second amplifier die having a second transistor with a second output terminal at which a second amplified signal is generated, and an output combining network. The output combining network includes, in turn, a combining node integrally formed with the second amplifier die and electrically coupled to the second output terminal. At least one die-to-die bond wire electrically couples the first output terminal to the combining node. The at least one die-to-die bond wire has an electrical length, which is results in a 90 degree phase shift imparted to the first amplified signal between the first output terminal and the combining node.Type: ApplicationFiled: January 8, 2020Publication date: May 20, 2021Inventors: Ramanujam Srinidhi Embar, Ebrahim M. Al Seragi, Anthony Lamy, Ricardo Uscola, Damon G. Holmes
-
Patent number: 10868500Abstract: A Doherty power amplifier includes input circuitry that provides input signals to carrier and peaking amplifiers with an input phase offset between 20 degrees and 160 degrees. Carrier and peaking amplifier output signals are combined at a combining node. A complex combining load matching circuit, which is connected to the combining node, consists of two, series-connected transmission line segments. The matching circuit provides a complex impedance, ZL, with a non-zero reactive portion, xn. The output circuit between the peaking amplifier and the combining node has an electrical length of 0 or n*180 degrees (n=an integer value). The output circuit between the carrier amplifier and the combining node has an electrical length, ?x, equal to an absolute value of the input phase offset when the electrical length of the peaking output circuit is 0 degrees.Type: GrantFiled: October 29, 2019Date of Patent: December 15, 2020Assignee: NXP USA, Inc.Inventors: Ramanujam Srinidhi Embar, Roy McLaren
-
Patent number: 10861774Abstract: Internally-shielded microelectronic packages having increased resistances to electromagnetic cross-coupling are disclosed, as are methods for fabricating such microelectronic packages. In embodiments, the internally-shielded microelectronic package includes a substrate having a frontside and a longitudinal axis. A first microelectronic device is mounted to the frontside of the substrate, while a second microelectronic device is further mounted to the frontside of the substrate and spaced from the first microelectronic device along the longitudinal axis. An internal shield structure includes or consists of a shield wall, which is positioned between the first and second microelectronic devices as taken along the longitudinal axis. The internal shield structure is at least partially composed of a magnetically-permeable material, which decreases electromagnetic cross-coupling between the first and second microelectronic devices during operation of the internally-shielded microelectronic package.Type: GrantFiled: March 12, 2020Date of Patent: December 8, 2020Assignee: NXP USA, Inc.Inventors: Audel Sanchez, Lakshminarayan Viswanathan, Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Patent number: 10826439Abstract: A radio frequency (RF) amplifier circuit includes a field effect transistor (FET) (e.g., a FET belonging to a III-V FET enhancement group), where the FET includes a gate terminal coupled to an RF input node. The circuit further includes a prematch and biasing network coupled between a bias voltage node and the RF input node. The prematch and biasing network includes a nonlinear gate current blocking device configured to block a current from flowing between the bias voltage node and the RF input node.Type: GrantFiled: December 18, 2018Date of Patent: November 3, 2020Assignee: NXP USA, Inc.Inventors: Ramanujam Srinidhi Embar, Ibrahim Khalil, Abdulrhman M. S. Ahmed, Ricardo Uscola
-
Publication number: 20200211932Abstract: Internally-shielded microelectronic packages having increased resistances to electromagnetic cross-coupling are disclosed, as are methods for fabricating such microelectronic packages. In embodiments, the internally-shielded microelectronic package includes a substrate having a frontside and a longitudinal axis. A first microelectronic device is mounted to the frontside of the substrate, while a second microelectronic device is further mounted to the frontside of the substrate and spaced from the first microelectronic device along the longitudinal axis. An internal shield structure includes or consists of a shield wall, which is positioned between the first and second microelectronic devices as taken along the longitudinal axis. The internal shield structure is at least partially composed of a magnetically-permeable material, which decreases electromagnetic cross-coupling between the first and second microelectronic devices during operation of the internally-shielded microelectronic package.Type: ApplicationFiled: March 12, 2020Publication date: July 2, 2020Applicant: NXP USA, INC.Inventors: AUDEL SANCHEZ, LAKSHMINARAYAN VISWANATHAN, VIKAS SHILIMKAR, RAMANUJAM SRINIDHI EMBAR
-
Publication number: 20200195201Abstract: A radio frequency (RF) amplifier circuit includes a field effect transistor (FET) (e.g., a FET belonging to a III-V FET enhancement group), where the FET includes a gate terminal coupled to an RF input node. The circuit further includes a prematch and biasing network coupled between a bias voltage node and the RF input node. The prematch and biasing network includes a nonlinear gate current blocking device configured to block a current from flowing between the bias voltage node and the RF input node.Type: ApplicationFiled: December 18, 2018Publication date: June 18, 2020Inventors: Ramanujam Srinidhi Embar, Ibrahim Khalil, Abdulrhman M. S. Ahmed, Ricardo Uscola
-
Patent number: 10673386Abstract: An amplifier may include a transistor and input and output matching networks. One or more harmonic trap circuits may be electrically connected to a node located between the input matching network and a gate terminal of the transistor or to a node located between the output matching network and a drain terminal of the transistor. Each harmonic trap may provide a low resistance path to ground for signal energy above a fundamental operating frequency of the amplifier, such as harmonic frequencies thereof. The output matching network may act as an impedance inverter that provides a 90 degree insertion phase between the input of the output matching network and the load. A variable length drain feeder may connect a voltage source to an output of the output matching network.Type: GrantFiled: December 5, 2017Date of Patent: June 2, 2020Assignee: NXP USA, Inc.Inventors: Roy McLaren, Ramanujam Srinidhi Embar
-
Patent number: 10629518Abstract: Internally-shielded microelectronic packages having increased resistances to electromagnetic cross-coupling are disclosed, as are methods for fabricating such microelectronic packages. In embodiments, the internally-shielded microelectronic package includes a substrate having a frontside and a longitudinal axis. A first microelectronic device is mounted to the frontside of the substrate, while a second microelectronic device is further mounted to the frontside of the substrate and spaced from the first microelectronic device along the longitudinal axis. An internal shield structure includes or consists of a shield wall, which is positioned between the first and second microelectronic devices as taken along the longitudinal axis. The internal shield structure is at least partially composed of a magnetically-permeable material, which decreases electromagnetic cross-coupling between the first and second microelectronic devices during operation of the internally-shielded microelectronic package.Type: GrantFiled: August 29, 2018Date of Patent: April 21, 2020Assignee: NXP USA, Inc.Inventors: Audel Sanchez, Lakshminarayan Viswanathan, Vikas Shilimkar, Ramanujam Srinidhi Embar