Patents by Inventor Ramesh Harjani
Ramesh Harjani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10873257Abstract: A low-dropout (LDO) regulator. The LDO regulator includes a pass transistor, a charge pump connected to the pass transistor, and an error amplifier connected through the charge pump to the pass transistor, wherein the error amplifier receives a voltage VO from the pass transistor and generates a voltage VE based on the voltage VO, wherein the charge pump receives the voltage VE from the error amplifier, generates a voltage VE* that is lower than VE by an offset and supplies the voltage VE* as a gate voltage to the pass transistor.Type: GrantFiled: September 6, 2019Date of Patent: December 22, 2020Assignee: Regents of the University of MinnesotaInventors: Ramesh Harjani, Saurabh Chaubey
-
Patent number: 10740686Abstract: Devices and techniques are described in which stochastic computation is performed on analog periodic pulse signals instead of random, stochastic digital bit streams. Exploiting pulse width modulation (PWM), time-encoded signals corresponding to specific values are generated by adjusting the frequency (period) and duty cycles of PWM signals. With this approach, the latency, area, and energy consumption are all greatly reduced, as compared to prior stochastic approaches. Circuits synthesized with the proposed approach can work as fast and energy efficiently as a conventional binary design while retaining the fault-tolerance and low-cost advantages of conventional stochastic designs.Type: GrantFiled: January 12, 2018Date of Patent: August 11, 2020Assignee: Regents of the University of MinnesotaInventors: Mohammadhassan Najafi, Shiva Jamalizavareh, David J. Lilja, Marcus Riedel, Kiarash Bazargan, Ramesh Harjani
-
Publication number: 20200144913Abstract: A low-dropout (LDO) regulator. The LDO regulator includes a pass transistor, a charge pump connected to the pass transistor, and an error amplifier connected through the charge pump to the pass transistor, wherein the error amplifier receives a voltage VO from the pass transistor and generates a voltage VE based on the voltage VO, wherein the charge pump receives the voltage VE from the error amplifier, generates a voltage VE* that is lower than VE by an offset and supplies the voltage VE* as a gate voltage to the pass transistor.Type: ApplicationFiled: September 6, 2019Publication date: May 7, 2020Inventors: Ramesh Harjani, Saurabh Chaubey
-
Publication number: 20180204131Abstract: Devices and techniques are described in which stochastic computation is performed on analog periodic pulse signals instead of random, stochastic digital bit streams. Exploiting pulse width modulation (PWM), time-encoded signals corresponding to specific values are generated by adjusting the frequency (period) and duty cycles of PWM signals. With this approach, the latency, area, and energy consumption are all greatly reduced, as compared to prior stochastic approaches. Circuits synthesized with the proposed approach can work as fast and energy efficiently as a conventional binary design while retaining the fault-tolerance and low-cost advantages of conventional stochastic designs.Type: ApplicationFiled: January 12, 2018Publication date: July 19, 2018Inventors: Mohammadhassan Najafi, Shiva Jamalizavareh, David J. Lilja, Marcus Riedel, Kiarash Bazargan, Ramesh Harjani
-
Patent number: 9812457Abstract: Capacitors that can be formed fully on an integrated circuit (IC) chip are described in this disclosure. An IC chip includes a metal-oxide-silicone (MOS) capacitor formed from a MOS transistor having a drain terminal, a source terminal, a gate terminal, and a body terminal. The drain terminal and the source terminal are not electrically connected to any other node, and the gate terminal and the body terminal form respective first and second terminals of the MOS capacitor. The IC chip also includes an electrical conductor coupled to one of the gate terminal or the body terminal of the MOS transistor and configured to deliver a voltage to operate the MOS capacitor in an accumulation mode.Type: GrantFiled: April 19, 2016Date of Patent: November 7, 2017Assignee: REGENTS OF THE UNIVERSITY OF MINNESOTAInventors: Ramesh Harjani, Rakesh Kumar Palani, Saurabh Chaubey
-
Publication number: 20170301675Abstract: Capacitors that can be formed fully on an integrated circuit (IC) chip are described in this disclosure. An IC chip includes a metal-oxide-silicone (MOS) capacitor formed from a MOS transistor having a drain terminal, a source terminal, a gate terminal, and a body terminal. The drain terminal and the source terminal are not electrically connected to any other node, and the gate terminal and the body terminal form respective first and second terminals of the MOS capacitor. The IC chip also includes an electrical conductor coupled to one of the gate terminal or the body terminal of the MOS transistor and configured to deliver a voltage to operate the MOS capacitor in an accumulation mode.Type: ApplicationFiled: April 19, 2016Publication date: October 19, 2017Inventors: Ramesh Harjani, Rakesh Kumar Palani, Saurabh Chaubey
-
Patent number: 9467178Abstract: A linear transform can be performed using a passive analog multi-stage charge re-use linear transform circuit. The passive analog multi-stage charge re-use linear transform circuit transforms an input analog circuit to generate a transformed analog output signal. The passive analog multi-stage charge re-use linear transform circuit may be included in a software defined radio (SDR), where the transformed analog output signal may be output to an analog-to-digital converter (ADC) of the SDR device so as to enable the ADC to perform wideband spectrum sensing. The passive analog multi-stage charge re-use linear transform circuit may also be included in a beamforming device so as to enable the device to perform spectral shifting and spatial shifting of signals. This passive analog multi-stage charge re-use linear transform circuit may promote reduced power consumption in comparison to other circuits while also supporting wideband applications at high sampling rates.Type: GrantFiled: March 19, 2014Date of Patent: October 11, 2016Assignee: Regents of the University of MinnesotaInventors: Ramesh Harjani, Bodhisatwa Sadhu, Martin D. Sturm, Sachin Kalia, Satwik Patnaik, Mohammad Elbadry
-
Patent number: 9374111Abstract: A linear transform can be performed using a passive analog multi-stage charge re-use linear transform circuit. The passive analog multi-stage charge re-use linear transform circuit transforms an input analog circuit to generate a transformed analog output signal. The passive analog multi-stage charge re-use linear transform circuit may be included in a software defined radio (SDR), where the transformed analog output signal may be output to an analog-to-digital converter (ADC) of the SDR device so as to enable the ADC to perform wideband spectrum sensing. The passive analog multi-stage charge re-use linear transform circuit may also be included in a beamforming device so as to enable the device to perform spectral shifting and spatial shifting of signals. This passive analog multi-stage charge re-use linear transform circuit may promote reduced power consumption in comparison to other circuits while also supporting wideband applications at high sampling rates.Type: GrantFiled: April 9, 2013Date of Patent: June 21, 2016Assignee: Regents of the University of MinnesotaInventors: Ramesh Harjani, Bodhisatwa Sadhu, Martin D. Sturm, Sachin Kalia, Satwik Patnaik
-
Publication number: 20150280752Abstract: A linear transform can be performed using a passive analog multi-stage charge re-use linear transform circuit. The passive analog multi-stage charge re-use linear transform circuit transforms an input analog circuit to generate a transformed analog output signal. The passive analog multi-stage charge re-use linear transform circuit may be included in a software defined radio (SDR), where the transformed analog output signal may be output to an analog-to-digital converter (ADC) of the SDR device so as to enable the ADC to perform wideband spectrum sensing. The passive analog multi-stage charge re-use linear transform circuit may also be included in a beamforming device so as to enable the device to perform spectral shifting and spatial shifting of signals. This passive analog multi-stage charge re-use linear transform circuit may promote reduced power consumption in comparison to other circuits while also supporting wideband applications at high sampling rates.Type: ApplicationFiled: March 19, 2014Publication date: October 1, 2015Applicant: Regents of the University of MinnesotaInventors: Ramesh Harjani, Bodhisatwa Sadhu, Martin D. Sturm, Sachin Kalia, Satwik Patnaik, Mohammad Elbadry
-
Patent number: 8098707Abstract: An ultra-wideband (UWB) receiver utilizing an Xn(n>1) device as a signal detector for short pulse(s), impulse(s) or ultra-wideband signal(s). The transmitted signal comes to antenna and passes through a band pass filter (BPF). The signal is fed into an Xn device. The output signal from the Xn device is fed into integration/dump block. The output from the integration/dump block is fed into decision block.Type: GrantFiled: January 31, 2007Date of Patent: January 17, 2012Assignee: Regents of the University of MinnesotaInventors: Ramesh Harjani, Byung-Hoo Jung, Mi Kyung Oh
-
Patent number: 7385452Abstract: A VCO is based on a capacitively emitter degenerated topology which uses a cross-coupled MOS pair as the degeneration cell. The cross-coupled MOS pair contributes additional conductance and results in a higher maximum attainable oscillation frequency and better negative resistance characteristics as compared to the other topologies at high frequencies. These properties of the disclosed VCO combined with small effective capacitance enable low-power low-noise high-frequency VCO implementations.Type: GrantFiled: February 7, 2006Date of Patent: June 10, 2008Assignee: Regents of the University of MinnesotaInventors: Ramesh Harjani, Byung-Hoo Jung
-
Publication number: 20070242735Abstract: An ultra-wideband (UWB) receiver utilizing an Xn(n>1) device as a signal detector for short pulse(s), impulse(s) or ultra-wideband signal(s). The transmitted signal comes to antenna and passes through a band pass filter (BPF). The signal is fed into an Xn device. The output signal from the Xn device is fed into integration/dump block. The output from the integration/dump block is fed into decision block.Type: ApplicationFiled: January 31, 2007Publication date: October 18, 2007Inventors: Ramesh Harjani, Byung-Hoo Jung, Mi Oh
-
Patent number: 7205846Abstract: In general, the disclosure is directed to techniques for enhancing power efficiency and linearity in an RF power amplifier. In accordance with the invention, a combination of different class power amplifiers is implemented in a parallel configuration to overcome the trade-off that exists between power efficiency and linearity. In particular, a class A amplifier and a class B amplifier are arranged in parallel to produce a combined amplifier output for an input signal. With bias voltages set to achieve a desired operating ratio between the class A and class B amplifier, the combined amplifier can provide a high power gain over a larger input range. In addition, the class B amplifier can provide increased power efficiency for larger inputs.Type: GrantFiled: August 13, 2004Date of Patent: April 17, 2007Assignee: DSP Group Inc.Inventors: Yongwang Ding, Ramesh Harjani
-
Patent number: 7138884Abstract: In general, the invention is directed to integration of passive radio frequency (RF) structures with at least one integrated circuit in a single integrated circuit (IC) package. An IC package in accordance with the invention may include, for example, a radio IC, a digital IC, a passive radio frequency balun as well as additional passive RF structures or ICs. Additionally, passive electronic components may further be incorporated in the IC package. For example, the IC package may include a resistor, capacitor, inductor or the like. The components of the IC package may be distributed throughout layers of a multi-layer IC package, such as a multi-layer ceramic package. The different ICs and the passive RF structures may be electrically coupled via conductive traces, which may be varied in thickness and length in order to match input and output impedances of the different ICs and passive RF structures.Type: GrantFiled: May 22, 2003Date of Patent: November 21, 2006Assignee: DSP Group Inc.Inventors: Philip Cheung, Ramesh Harjani
-
Publication number: 20060238266Abstract: A VCO is based on a capacitively emitter degenerated topology which uses a cross-coupled MOS pair as the degeneration cell. The cross-coupled MOS pair contributes additional conductance and results in a higher maximum attainable oscillation frequency and better negative resistance characteristics as compared to the other topologies at high frequencies. These properties of the disclosed VCO combined with small effective capacitance enable low-power low-noise high-frequency VCO implementations.Type: ApplicationFiled: February 7, 2006Publication date: October 26, 2006Inventors: Ramesh Harjani, Byung-Hoo Jung
-
Patent number: 6856796Abstract: Circuits and methods that improve linearity with use of cancellation of at least a portion, and preferably, substantially all of, at least one significant harmonic from the output of a primary circuit, e.g., the 3rd harmonic, using the output of a substantially functionally identical auxiliary circuit.Type: GrantFiled: January 25, 2002Date of Patent: February 15, 2005Assignee: Regents of the University of MinnesotaInventors: Yongwang Ding, Ramesh Harjani
-
Patent number: 6784814Abstract: An analog to digital method and apparatus corrects non-linearity error and gain error in a multiple stage pipeline analog to digital converter over a plurality of clock cycles. Preferably, continuous correction, during each of the plurality of clock cycles, of at least portion of non-linearity error introduced by a digital to analog conversion is performed in a first stage of the multiple stage pipeline analog to digital converter with use of an averaging over time of a first stage digital residue signal provided by the remainder stages of the multiple stage pipeline analog to digital converter. Such correction is used to provide a non-linearity corrected digital signal. Correction, during each of the plurality of clock cycles, of at least a portion of a gain error introduced by one or more amplifiers in the multiple stage pipeline analog to digital converter is provided by averaging the non-linearity corrected digital signal over time.Type: GrantFiled: March 7, 2003Date of Patent: August 31, 2004Assignee: Regents of the University of MinnesotaInventors: Kavita Nair, Ramesh Harjani
-
Publication number: 20040135647Abstract: The invention provides a balun for coupling an unbalanced device with a balanced device. The balun may, for example, comprise an unbalanced balun structure having a first unbalanced component and a second unbalanced component electrically coupled to one another and a balanced balun structure having a first balanced component and a second balanced component. The first balanced component electromagnetically couples more than one side of the first unbalanced component and the second balanced component electromagnetically couples more than one side of the second unbalanced component. The unbalanced and balanced components may comprise conducting strips, such as strip lines, disposed on a dielectric layer. The balun may be formed on multiple layers or only a single layer. The balun receives unbalanced signals and outputs balanced signals, i.e., signals with a 180-degree phase shift and vice versa.Type: ApplicationFiled: February 28, 2003Publication date: July 15, 2004Inventors: Philip Cheung, Ramesh Harjani
-
Patent number: 6759920Abstract: The invention provides a balun for coupling an unbalanced device with a balanced device. The balun may, for example, comprise an unbalanced balun structure having a first unbalanced component and a second unbalanced component electrically coupled to one another and a balanced balun structure having a first balanced component and a second balanced component. The first balanced component electromagnetically couples more than one side of the first unbalanced component and the second balanced component electromagnetically couples more than one side of the second unbalanced component. The unbalanced and balanced components may comprise conducting strips, such as strip lines, disposed on a dielectric layer. The balun may be formed on multiple layers or only a single layer. The balun receives unbalanced signals and outputs balanced signals, i.e., signals with a 180-degree phase shift and vice versa.Type: GrantFiled: February 28, 2003Date of Patent: July 6, 2004Assignee: Bermai, Inc.Inventors: Philip Cheung, Ramesh Harjani
-
Publication number: 20040032308Abstract: In general, the invention is directed to integration of passive radio frequency (RF) structures with at least one integrated circuit in a single integrated circuit (IC) package. An IC package in accordance with the invention may include, for example, a radio IC, a digital IC, a passive radio frequency balun as well as additional passive RF structures or ICs. Additionally, passive electronic components may further be incorporated in the IC package. For example, the IC package may include a resistor, capacitor, inductor or the like. The components of the IC package may be distributed throughout layers of a multi-layer IC package, such as a multi-layer ceramic package. The different ICs and the passive RF structures may be electrically coupled via conductive traces, which may be varied in thickness and length in order to match input and output impedances of the different ICs and passive RF structures.Type: ApplicationFiled: May 22, 2003Publication date: February 19, 2004Inventors: Philip Cheung, Ramesh Harjani