Patents by Inventor Ramesh Padmanabhan

Ramesh Padmanabhan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8340109
    Abstract: A network device includes an interface (105), a TCP/IP protocol fast processing path (115), and a TCP/IP protocol slow processing path (110). The interface (105) receives a packet and parses the packets to determine a characteristic of the packet. The TCP/IP protocol fast processing path (115) processes the packet if the characteristic of the packet includes a first characteristic. The TCP/IP protocol slow processing path (110) processes the packet if the characteristic of the packet includes a second characteristic.
    Type: Grant
    Filed: October 18, 2010
    Date of Patent: December 25, 2012
    Assignee: Juniper Networks, Inc.
    Inventors: Nhon T Quach, Ramesh Padmanabhan, Jean Marc Frailong
  • Patent number: 7986717
    Abstract: A transmitting system inserts runt abort packets in an outgoing data stream during idle time inter-frame time fill. The runt abort packets cause the receiving system to synchronize itself to the transmitting system so that even if an error during inter-frame time fill causes the receiving system to go into an erroneous state, the receiving system will be synchronized with the transmitting system before receiving valid data. In one embodiment, the transmitting system transmits data in packets over SONET. The packet data is scrambled at the transmitting end and descrambled at the receiving end. Runt abort packets sent during inter-frame time fill resynchronize the descrambler. If there is an error in the inter-frame time fill bytes, causing the receiving end descrambler to no longer be synchronized with the transmitting end scrambler, the runt abort packets will cause the descrambler to resynchronize state with the transmitting scrambler.
    Type: Grant
    Filed: June 26, 2009
    Date of Patent: July 26, 2011
    Assignee: Juniper Networks, Inc.
    Inventors: Dennis C. Ferguson, Devereaux C. Chen, Eric M. Verwillow, Ramesh Padmanabhan, Thomas Michael Skibo
  • Publication number: 20110032941
    Abstract: A network device includes an interface (105), a TCP/IP protocol fast processing path (115), and a TCP/IP protocol slow processing path (110). The interface (105) receives a packet and parses the packets to determine a characteristic of the packet. The TCP/IP protocol fast processing path (115) processes the packet if the characteristic of the packet includes a first characteristic. The TCP/IP protocol slow processing path (110) processes the packet if the characteristic of the packet includes a second characteristic.
    Type: Application
    Filed: October 18, 2010
    Publication date: February 10, 2011
    Applicant: JUNIPER NETWORKS, INC.
    Inventors: Nhon T. QUACH, Ramesh Padmanabhan, Jean Marc Frailong
  • Patent number: 7839873
    Abstract: A network device includes an interface (105), a TCP/IP protocol fast processing path (115), and a TCP/IP protocol slow processing path (110). The interface (105) receives a packet and parses the packets to determine a characteristic of the packet. The TCP/IP protocol fast processing path (115) processes the packet if the characteristic of the packet includes a first characteristic. The TCP/IP protocol slow processing path (110) processes the packet if the characteristic of the packet includes a second characteristic.
    Type: Grant
    Filed: June 25, 2008
    Date of Patent: November 23, 2010
    Assignee: Juniper Networks, Inc.
    Inventors: Nhon T Quach, Ramesh Padmanabhan, Jean Marc Frailong
  • Publication number: 20090257459
    Abstract: A transmitting system inserts runt abort packets in an outgoing data stream during idle time inter-frame time fill. The runt abort packets cause the receiving system to synchronize itself to the transmitting system so that even if an error during inter-frame time fill causes the receiving system to go into an erroneous state, the receiving system will be synchronized with the transmitting system before receiving valid data. In one embodiment, the transmitting system transmits data in packets over SONET, The packet data is scrambled at the transmitting end and descrambled at the receiving end. Runt abort packets. sent during inter-frame time fill resynchronize the descrambler. If there is an error in the inter-frame time fill bytes, causing the receiving end descrambler to no longer be synchronized with the transmitting end scrambler, the runt abort packets will cause the descrambler to resynchronize state with the transmitting scrambler.
    Type: Application
    Filed: June 26, 2009
    Publication date: October 15, 2009
    Applicant: JUNIPER NETWORKS, INC.
    Inventors: Dennis C. FERGUSON, Devereaux C. CHEN, Eric M. VERWILLOW, Ramesh PADMANABHAN, Thomas Michael SKIBO
  • Patent number: 7570667
    Abstract: A transmitting system inserts runt abort packets in an outgoing data stream during idle time inter-frame time fill. The runt abort packets cause the receiving system to synchronize itself to the transmitting system so that even if an error during inter-frame time fill causes the receiving system to go into an erroneous state, the receiving system will be synchronized with the transmitting system before receiving valid data. In one embodiment, the transmitting system transmits data in packets over SONET. The packet data is scrambled at the transmitting end and descrambled at the receiving end. Runt abort packets sent during inter-frame time fill resynchronize the descrambler. If there is an error in the inter-frame time fill bytes, causing the receiving end descrambler to no longer be synchronized with the transmitting end scrambler, the runt abort packets will cause the descrambler to resynchronize state with the transmitting scrambler.
    Type: Grant
    Filed: July 13, 2006
    Date of Patent: August 4, 2009
    Assignee: Juniper Networks, Inc.
    Inventors: Dennis C. Ferguson, Devereaux C. Chen, Eric M. Verwillow, Ramesh Padmanabhan, Thomas Michael Skibo
  • Patent number: 7406087
    Abstract: A network device includes an interface (105), a TCP/IP protocol fast processing path (115), and a TCP/IP protocol slow processing path (110). The interface (105) receives a packet and parses the packets to determine a characteristic of the packet. The TCP/IP protocol fast processing path (115) processes the packet if the characteristic of the packet includes a first characteristic. The TCP/IP protocol slow processing path (110) processes the packet if the characteristic of the packet includes a second characteristic.
    Type: Grant
    Filed: November 8, 2002
    Date of Patent: July 29, 2008
    Assignee: Juniper Networks, Inc.
    Inventors: Nhon T. Quach, Ramesh Padmanabhan, Jean Marc Frailong
  • Patent number: 7164698
    Abstract: Systems and methods, consistent with the present invention, provide a high-speed line interface for networking devices. Such an interface may be used in networking devices, such as routers and switches, for receiving data from, and transmitting data to, high-speed links, such as those lines carrying data at rates of 2.5 Gbit/sec, 10 Gbit/sec, and 40 Gbit/sec and more. In a preferred embodiment, the interface deserializes data from an incoming data stream onto a multi-line bus so that the data may be processed at a lower clock speed. Packets are extracted from the data on the multi-line bus and distributed among a plurality of switching/forwarding modules for processing.
    Type: Grant
    Filed: January 3, 2001
    Date of Patent: January 16, 2007
    Assignee: Juniper Networks, Inc.
    Inventors: Ashok Krishnamurthi, Jeffrey Scott Dredge, Ramesh Padmanabhan, Ramalingam K. Anand
  • Patent number: 7099352
    Abstract: A transmitting system inserts runt abort packets in an outgoing data stream during idle time inter-frame time fill. The runt abort packets cause the receiving system to synchronize itself to the transmitting system so that even if an error during inter-frame time fill causes the receiving system to go into an erroneous state, the receiving system will be synchronized with the transmitting system before receiving valid data. In one embodiment, the transmitting system transmits data in packets over SONET. The packet data is scrambled at the transmitting end and descrambled at the receiving end. Runt abort packets sent during inter-frame time fill resynchronize the descrambler. If there is an error in the inter-frame time fill bytes, causing the receiving end descrambler to no longer be synchronized with the transmitting end scrambler, the runt abort packets will cause the descrambler to resynchronize state with the transmitting scrambler.
    Type: Grant
    Filed: January 3, 2001
    Date of Patent: August 29, 2006
    Assignee: Juniper Networks, Inc.
    Inventors: Dennis C. Ferguson, Devereaux C. Chen, Eric M. Verwillow, Ramesh Padmanabhan, Thomas Michael Skibo
  • Patent number: 6907541
    Abstract: A system for reliably receiving data includes a memory, write logic, and read logic. The write logic receives data and an unreliable clock signal and writes the data to the memory using the unreliable clock signal. The read logic generates a gapped clock signal and reads the data from the memory using the gapped clock signal. The read logic generates the gapped clock signal by turning on and off a constant local clock signal.
    Type: Grant
    Filed: November 7, 2000
    Date of Patent: June 14, 2005
    Assignee: Juniper Networks, Inc.
    Inventors: Ramesh Padmanabhan, Pradeep Sindhu, Eric M. Verwillow
  • Patent number: 6810501
    Abstract: A system updates a cyclic redundancy check (CRC) value. The system receives data containing an arbitrary number of valid and invalid portions. The valid portions are positioned adjacent to one another. The system also receives a signal representing a quantity of valid portions in the data and a current CRC value. The system updates the current CRC value using the data and signal in a single clock cycle.
    Type: Grant
    Filed: January 3, 2001
    Date of Patent: October 26, 2004
    Assignee: Juniper Networks, Inc.
    Inventors: Dennis C. Ferguson, Devereaux C. Chen, Ramesh Padmanabhan, Chang-Hong Wu, Thomas Michael Skibo
  • Patent number: 6567902
    Abstract: A data packing system includes a source memory, a destination memory, and a data packer. The source memory stores data in source storage locations. The data includes valid data and invalid data. The destination memory stores at least some of the data from the source memory in destination storage locations. The destination memory stores the valid data in contiguous ones of the destination storage locations. The data packer transmits the valid data from the source storage locations to the contiguous destination storage locations.
    Type: Grant
    Filed: August 15, 2000
    Date of Patent: May 20, 2003
    Assignee: Juniper Networks. Inc.
    Inventors: Ramesh Padmanabhan, Dev Chen
  • Patent number: 5604866
    Abstract: A system and method for controlling the flow of messages transferred between modules of a computer system is disclosed. The system includes a receiver module comprising a buffer having a capacity to store a predetermined number of messages, and a transmitter module coupled to the receiver module. The transmitter module includes a counter for maintaining a count value representative of free space in the buffer. The transmitter module transmits a message to the buffer when the count value is greater than zero. Then, the transmitter module decrements the count value by a value characteristic of the transmitted message, such that the count value is updated to be representative of free space in the buffer after transmission of the message to the buffer.
    Type: Grant
    Filed: September 30, 1993
    Date of Patent: February 18, 1997
    Assignee: Silicon Graphics, Inc.
    Inventors: Ronald L. Kolb, Ramesh Padmanabhan, Eric M. Williams