Patents by Inventor Ran Dvir
Ran Dvir has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7062619Abstract: A mass storage device comprising at least one array of memory cells, at least one data path unit in communication with the at least one array, the at least one data path unit comprising a master buffer, and a main data bus adapted to transfer data between the at least one data path unit and an input/output (I/O) unit via a buffer interface unit (BIF) comprising a plurality of slave buffers, the main data bus being further adapted to support at least one of a download and upload of data between the main data bus and the I/O unit, during simultaneous performance of an internal operation between the main data bus and the at least one array, the internal operation comprising at least one of a read, program and erase operation. Methods for operating the mass storage device are also disclosed.Type: GrantFiled: August 5, 2002Date of Patent: June 13, 2006Assignee: Saifun Semiconductor Ltd.Inventors: Ran Dvir, Zeev Cohen, Eduardo Maayan
-
Patent number: 6975536Abstract: Apparatus including a virtual ground array, which includes memory cells connected in rows and columns to word lines and bit lines, respectively. The virtual ground array includes at least one block of data, and peripheral circuitry adapted to simultaneously access a plurality of subsets of the at least one block of data stored in the memory cells along at least one word line. Methods for operating the virtual ground array in a mass storage device include simultaneously accessing a plurality of subsets of at least one block of data stored in the memory cells along at least one word line.Type: GrantFiled: August 5, 2002Date of Patent: December 13, 2005Assignees: Saifun Semiconductors Ltd., Infineon Technologies Flash Ltd.Inventors: Eduardo Maayan, Ran Dvir, Zeev Cohen
-
Patent number: 6928527Abstract: A method for operating a memory device, the method comprising marking a portion of a memory device associated with a group of bits comprising at least one bit upon which an operation is to be performed, and operating on the group of bits and skipping operating on at least one unmarked portion of the memory device in an operation cycle of the memory device. A random access memory (RAM) device is also disclosed comprising a plurality of addresses for storing therein data, and at least one address pointer for at least one of the addresses in the RAM device.Type: GrantFiled: August 5, 2002Date of Patent: August 9, 2005Assignee: Saifun Semiconductors Ltd.Inventors: Zeev Cohen, Ran Dvir, Eduardo Maayan
-
Patent number: 6826107Abstract: A flash memory card including a controller, at least one control pad, at least one memory, and a high voltage switch logic module in communication with the at least one control pad, the controller and the at least one memory, the high voltage switch logic module being adapted to selectively route voltage from the at least one control pad to one of the controller and the at least one memory. If the voltage input to the at least one control pad does not exceed a predefined level, then the voltage may be routed from the at least one control pad to the controller. If the voltage input to the at least one control pad exceeds the predefined level, then the voltage may be routed from the at least one control pad to the at least one memory.Type: GrantFiled: August 1, 2002Date of Patent: November 30, 2004Assignees: Saifun Semiconductors Ltd., Infineon Technologies Flash Ltd.Inventors: Ran Dvir, Zeev Cohen
-
Patent number: 6781897Abstract: A method for defect detection, comprising providing a memory cell array comprising memory cells connected to word lines and local bit lines, and global bit lines connected to the local bit lines, the global bit lines comprising at least two portions, one portion connected to a voltage source, and the other portion connected to a defect detector, the defect detector comprising logic circuit components for outputting a logic signal, and detecting a defect comprising at least one of a short circuit and an open circuit in at least one of the word lines, local bit lines and global bit lines by detecting a signal at the defect detector. Embodiments of apparatus for carrying out the methods of the invention are also disclosed.Type: GrantFiled: August 1, 2002Date of Patent: August 24, 2004Assignee: Infineon Technologies Flash Ltd.Inventors: Ran Dvir, Eduardo Maayan, Zeev Cohen
-
Publication number: 20040022092Abstract: A method for defect detection, comprising providing a memory cell array comprising memory cells connected to word lines and local bit lines, and global bit lines connected to the local bit lines, the global bit lines comprising at least two portions, one portion connected to a voltage source, and the other portion connected to a defect detector, the defect detector comprising logic circuit components for outputting a logic signal, and detecting a defect comprising at least one of a short circuit and an open circuit in at least one of the word lines, local bit lines and global bit lines by detecting a signal at the defect detector. Embodiments of apparatus for carrying out the methods of the invention are also disclosed.Type: ApplicationFiled: August 1, 2002Publication date: February 5, 2004Inventors: Ran Dvir, Eduardo Maayan, Zeev Cohen
-
Publication number: 20040022113Abstract: A flash memory card including a controller, at least one control pad, at least one memory, and a high voltage switch logic module in communication with the at least one control pad, the controller and the at least one memory, the high voltage switch logic module being adapted to selectively route voltage from the at least one control pad to one of the controller and the at least one memory. If the voltage input to the at least one control pad does not exceed a predefined level, then the voltage may be routed from the at least one control pad to the controller. If the voltage input to the at least one control pad exceeds the predefined level, then the voltage may be routed from the at least one control pad to the at least one memory.Type: ApplicationFiled: August 1, 2002Publication date: February 5, 2004Inventors: Ran Dvir, Zeev Cohen
-
Publication number: 20030145188Abstract: A method for operating a memory device, the method comprising marking a portion of a memory device associated with a group of bits comprising at least one bit upon which an operation is to be performed, and operating on the group of bits and skipping operating on at least one unmarked portion of the memory device in an operation cycle of the memory device. A random access memory (RAM) device is also disclosed comprising a plurality of addresses for storing therein data, and at least one address pointer for at least one of the addresses in the RAM device.Type: ApplicationFiled: August 5, 2002Publication date: July 31, 2003Inventors: Zeev Cohen, Ran Dvir, Eduardo Maayan
-
Publication number: 20030142544Abstract: Apparatus including a virtual ground array, mass storage non-volatile memory device, which includes memory cells connected in rows and columns to word lines and bit lines, respectively. Methods for operating the mass storage device are also disclosed herein.Type: ApplicationFiled: August 5, 2002Publication date: July 31, 2003Inventors: Eduardo Maayan, Ran Dvir, Zeev Cohen
-
Publication number: 20030145176Abstract: A mass storage device comprising at least one array of memory cells, at least one data path unit in communication with the at least one array, the at least one data path unit comprising a master buffer, and a main data bus adapted to transfer data between the at least one data path unit and an input/output (I/O) unit via a buffer interface unit (BIF) comprising a plurality of slave buffers, the main data bus being further adapted to support at least one of a download and upload of data between the main data bus and the I/O unit, during simultaneous performance of an internal operation between the main data bus and the at least one array, the internal operation comprising at least one of a read, program and erase operation. Methods for operating the mass storage device are also disclosed.Type: ApplicationFiled: August 5, 2002Publication date: July 31, 2003Inventors: Ran Dvir, Zeev Cohen, Eduardo Maayan
-
Patent number: 6078539Abstract: The present invention is a device and method for a semiconductor array which attempts to ensure that, during power up, a reference cell becomes valid after one or more data cells. The array includes at least one data cell, at least one cell common line to which the data cell is connected, at least one reference cell, a reference common line to which the references cell is connected and a voltage differentiator. The voltage differentiator is connected to the cell and reference common lines and receives a powering-up power supply voltage from a power supply. The voltage differentiator provides a reference voltage to the reference common line and a cell voltage to the at least one cell common line, wherein the reference voltage is lower than the cell voltage by a predetermined voltage gap.Type: GrantFiled: February 4, 1999Date of Patent: June 20, 2000Assignee: Saifun Semiconductors Ltd.Inventor: Ran Dvir
-
Patent number: 6002607Abstract: A column of read-only-memory (ROM) cells is programmed to store two or more bits of information in each cell by forming a plurality of coding (bit) lines adjacent to the column of cells, and selectively connecting the cells to the plurality of coding lines so that the different logic conditions defined by the two or more bits are represented by the coding lines that are connected to a memory cell.Type: GrantFiled: February 24, 1998Date of Patent: December 14, 1999Assignee: National Semiconductor CorporationInventor: Ran Dvir