Patents by Inventor Ran Shimon
Ran Shimon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11979177Abstract: An apparatus for generating a data signal comprises a processing circuit configured to generate the data signal, the data signal comprising a sequence of a first signal edge of a first type, a second signal edge of a second type, and a third signal edge of the first type, the first signal edge and the second signal edge being separated by a first time period corresponding to first data to be transmitted, and the second signal edge and the third signal edge being separated by a second time period corresponding to second data to be transmitted. An output interface circuit is configured to output the data signal.Type: GrantFiled: July 6, 2022Date of Patent: May 7, 2024Assignee: Intel CorporationInventors: Elan Banin, Eytan Mann, Rotem Banin, Ronen Gernizky, Ofir Degani, Igal Kushnir, Shahar Porat, Amir Rubin, Vladimir Volokitin, Elinor Kashani, Dmitry Felsenstein, Ayal Eshkoli, Tal Davidson, Eng Hun Ooi, Yossi Tsfati, Ran Shimon
-
Publication number: 20230104402Abstract: An electronic device having a radio is provided. When the radio boots up, the radio may search for downlink signals transmitted by a wireless base station. The device may generate a narrow set of candidate frequencies over which to search for the downlink signals by leveraging a cyclic prefix autocorrelation property of the downlink signals. Each candidate frequency may have a corresponding center frequency offset (CFO) and symbol boundary timing correction that is used when searching over the narrow set of candidate frequencies. To generate the narrow set of candidate frequencies, control circuitry may generate autocorrelated signals from baseband-shifted input signals over a set of different center frequencies and bandwidths. Searching over the narrow set of candidate frequencies may be significantly faster than performing a full raster scan over all frequencies supported by the radio.Type: ApplicationFiled: June 8, 2022Publication date: April 6, 2023Inventors: Shay Gershoni, Ran Shimon, Aviv Gonen, Itan Levin, Ran Berliner
-
Publication number: 20230090431Abstract: An apparatus for generating a data signal comprises a processing circuit configured to generate the data signal, the data signal comprising a sequence of a first signal edge of a first type, a second signal edge of a second type, and a third signal edge of the first type, the first signal edge and the second signal edge being separated by a first time period corresponding to first data to be transmitted, and the second signal edge and the third signal edge being separated by a second time period corresponding to second data to be transmitted. An output interface circuit is configured to output the data signal.Type: ApplicationFiled: July 6, 2022Publication date: March 23, 2023Inventors: Elan BANIN, Eytan MANN, Rotem BANIN, Ronen GERNIZKY, Ofir DEGANI, Igal KUSHNIR, Shahar PORAT, Amir RUBIN, Vladimir VOLOKITIN, Elinor KASHANI, Dmitry FELSENSTEIN, Ayal ESHKOLI, Tal DAVIDSON, Eng Hun OOI, Yossi TSFATI, Ran SHIMON
-
Patent number: 11595093Abstract: Systems and methods for improving testing and/or calibration efficiency of radio frequency system. In some embodiments, a testing system includes a beamformer radio frequency system, in which the beamformer radio frequency system includes first transceiver circuitry and a first plurality of antennas coupled to the first transceiver circuitry, a beamformee radio frequency system, in which the beamformee radio frequency system includes second transceiver circuitry and a second plurality of antennas coupled to the second transceiver circuitry, one or more wired connections coupled between the first transceiver circuitry of the beamformer radio frequency system and the second transceiver circuitry of the beamformee radio frequency system, in which each of the one or more wired connections bypasses the first plurality of antennas of the first radio frequency system and the second plurality of antennas of the second radio frequency system.Type: GrantFiled: February 22, 2021Date of Patent: February 28, 2023Assignee: Apple Inc.Inventors: Mik V H Cohen, Ran Shimon, Shay Gershoni
-
Patent number: 11387852Abstract: An apparatus for generating a data signal comprises a processing circuit configured to generate the data signal, the data signal comprising a sequence of a first signal edge of a first type, a second signal edge of a second type, and a third signal edge of the first type, the first signal edge and the second signal edge being separated by a first time period corresponding to first data to be transmitted, and the second signal edge and the third signal edge being separated by a second time period corresponding to second data to be transmitted. An output interface circuit is configured to output the data signal.Type: GrantFiled: September 17, 2018Date of Patent: July 12, 2022Assignee: Intel CorporationInventors: Elan Banin, Eytan Mann, Rotem Banin, Ronen Gernizky, Ofir Degani, Igal Kushnir, Shahar Porat, Amir Rubin, Vladimir Volokitin, Elinor Kashani, Dmitry Felsenstein, Ayal Eshkoli, Tai Davidson, Eng Hun Ooi, Yossi Tsfati, Ran Shimon
-
Patent number: 11184055Abstract: Embodiments are presented herein of apparatuses, systems, and methods for a wireless device to perform multiple-input, multiple-output (MIMO) transmissions using a reduced number of antennas (e.g., a number of transmit antennas that is smaller than a number of layers of the MIMO transmission). The MIMO transmission may communicate multiple streams of data to a second wireless device. The MIMO transmission may further be used for sensing applications, e.g., based on reflection of the MIMO transmission.Type: GrantFiled: April 24, 2020Date of Patent: November 23, 2021Assignee: Apple Inc.Inventors: Ran Shimon, Michael Kerner, Mik Cohen
-
Publication number: 20210336658Abstract: Embodiments are presented herein of apparatuses, systems, and methods for a wireless device to perform multiple-input, multiple-output (MIMO) transmissions using a reduced number of antennas (e.g., a number of transmit antennas that is smaller than a number of layers of the MIMO transmission). The MIMO transmission may communicate multiple streams of data to a second wireless device. The MIMO transmission may further be used for sensing applications, e.g., based on reflection of the MIMO transmission.Type: ApplicationFiled: April 24, 2020Publication date: October 28, 2021Inventors: Ran Shimon, Michael Kerner, Mik Cohen
-
Patent number: 11088891Abstract: A communication circuitry device for correcting a phase imbalance, the communication circuitry device comprising one or more processors configured to estimate a non-linear component of a reference signal based on a measurement of a tone at a first harmonic of a plurality of harmonics of the reference signal, estimate an in-phase component of the reference signal based on subtracting the non-linear component from a measurement of a tone at a second harmonic of the plurality of harmonics of the reference signal, and generate a calibration signal based on the estimation of the in-phase component.Type: GrantFiled: March 26, 2020Date of Patent: August 10, 2021Assignee: Intel CorporationInventors: Elan Banin, Ran Shimon, Shahar Gross, Nurit Spingarn
-
Publication number: 20210175947Abstract: Systems and methods for improving testing and/or calibration efficiency of radio frequency system. In some embodiments, a testing system includes a beamformer radio frequency system, in which the beamformer radio frequency system includes first transceiver circuitry and a first plurality of antennas coupled to the first transceiver circuitry, a beamformee radio frequency system, in which the beamformee radio frequency system includes second transceiver circuitry and a second plurality of antennas coupled to the second transceiver circuitry, one or more wired connections coupled between the first transceiver circuitry of the beamformer radio frequency system and the second transceiver circuitry of the beamformee radio frequency system, in which each of the one or more wired connections bypasses the first plurality of antennas of the first radio frequency system and the second plurality of antennas of the second radio frequency system.Type: ApplicationFiled: February 22, 2021Publication date: June 10, 2021Inventors: Mik VH Cohen, Ran Shimon, Shay Gershoni
-
Patent number: 10931345Abstract: Systems and methods for improving testing and/or calibration efficiency of radio frequency system. In some embodiments, a testing system includes a beamformer radio frequency system, in which the beamformer radio frequency system includes first transceiver circuitry and a first plurality of antennas coupled to the first transceiver circuitry, a beamformee radio frequency system, in which the beamformee radio frequency system includes second transceiver circuitry and a second plurality of antennas coupled to the second transceiver circuitry, one or more wired connections coupled between the first transceiver circuitry of the beamformer radio frequency system and the second transceiver circuitry of the beamformee radio frequency system, in which each of the one or more wired connections bypasses the first plurality of antennas of the first radio frequency system and the second plurality of antennas of the second radio frequency system.Type: GrantFiled: May 13, 2020Date of Patent: February 23, 2021Assignee: Apple Inc.Inventors: Mik VH Cohen, Ran Shimon, Shay Gershoni
-
Publication number: 20200328788Abstract: Systems and methods for improving testing and/or calibration efficiency of radio frequency system. In some embodiments, a testing system includes a beamformer radio frequency system, in which the beamformer radio frequency system includes first transceiver circuitry and a first plurality of antennas coupled to the first transceiver circuitry, a beamformee radio frequency system, in which the beamformee radio frequency system includes second transceiver circuitry and a second plurality of antennas coupled to the second transceiver circuitry, one or more wired connections coupled between the first transceiver circuitry of the beamformer radio frequency system and the second transceiver circuitry of the beamformee radio frequency system, in which each of the one or more wired connections bypasses the first plurality of antennas of the first radio frequency system and the second plurality of antennas of the second radio frequency system.Type: ApplicationFiled: May 13, 2020Publication date: October 15, 2020Inventors: Mik VH Cohen, Ran Shimon, Shay Gershoni
-
Publication number: 20200212943Abstract: An apparatus for generating a data signal comprises a processing circuit configured to generate the data signal, the data signal comprising a sequence of a first signal edge of a first type, a second signal edge of a second type, and a third signal edge of the first type, the first signal edge and the second signal edge being separated by a first time period corresponding to first data to be transmitted, and the second signal edge and the third signal edge being separated by a second time period corresponding to second data to be transmitted. An output interface circuit is configured to output the data signal.Type: ApplicationFiled: September 17, 2018Publication date: July 2, 2020Inventors: Elan Banin, Eytan Mann, Rotem Banin, Ronen Gernizky, Ofir Degani, Igal Kushnir, Shahar Porat, Amir Rubin, Vladimir Volokitin, Elinor Kashani, Dmitry Felsenstein, Ayal Eshkoli, Tal Davidson, Eng Hun Ooi, Yossi Tsfati, Ran Shimon
-
Patent number: 10680619Abstract: A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a controlled oscillator signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and estimate a frequency based on the quantized phase values and the wraparound phase.Type: GrantFiled: October 25, 2018Date of Patent: June 9, 2020Assignee: Intel IP CorporationInventors: Elan Banin, Roy Amel, Ran Shimon, Ashoke Ravi, Nati Dinur
-
Patent number: 10680693Abstract: Systems and methods for improving testing and/or calibration efficiency of radio frequency system. In some embodiments, a testing system includes a beamformer radio frequency system, in which the beamformer radio frequency system includes first transceiver circuitry and a first plurality of antennas coupled to the first transceiver circuitry, a beamformee radio frequency system, in which the beamformee radio frequency system includes second transceiver circuitry and a second plurality of antennas coupled to the second transceiver circuitry, one or more wired connections coupled between the first transceiver circuitry of the beamformer radio frequency system and the second transceiver circuitry of the beamformee radio frequency system, in which each of the one or more wired connections bypasses the first plurality of antennas of the first radio frequency system and the second plurality of antennas of the second radio frequency system.Type: GrantFiled: April 9, 2019Date of Patent: June 9, 2020Assignee: Apple Inc.Inventors: Mik Vh Cohen, Ran Shimon, Shay Gershoni
-
Publication number: 20190068200Abstract: A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a controlled oscillator signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and estimate a frequency based on the quantized phase values and the wraparound phase.Type: ApplicationFiled: October 25, 2018Publication date: February 28, 2019Inventors: Elan Banin, Roy Amel, Ran Shimon, Ashoke Ravi, Nati Dinur
-
Patent number: 10181856Abstract: A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a Voltage Controlled Oscillator (VCO) signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and least-squares estimate a frequency based on the quantized phase values and the wraparound phase.Type: GrantFiled: December 30, 2016Date of Patent: January 15, 2019Assignee: Intel IP CorporationInventors: Elan Banin, Roy Amel, Ran Shimon, Ashoke Ravi, Nati Dinur
-
Patent number: 10051584Abstract: The present disclosure relates to a transmitter for transmitting a transmit signal comprising a first signal portion and a second signal portion. The transmitter comprises a power amplifier configured to amplify the transmit signal. The power amplifier is prone to undesired gain variations during the first and the second signal portion. The transmitter further comprises a transmit feedback receiver coupled to an output of the power amplifier and configured to feed back the transmit signal to generate a fed back first signal portion and a fed back second signal portion. Processing circuitry is configured to determine a first gain relation between the fed back first signal portion and the first signal portion and to determine at least one second gain relation between the fed back second signal portion and the second signal portion. Power adjustment circuitry is configured to adjust a transmit power of the transmit signal according to a variation between the first gain relation and the second gain relation.Type: GrantFiled: December 1, 2017Date of Patent: August 14, 2018Assignee: Intel IP CorporationInventors: Shahar Gross, Ran Shimon, Roy Amel, Ofer Benjamin, Slava Vaysman
-
Publication number: 20180192379Abstract: The present disclosure relates to a transmitter for transmitting a transmit signal comprising a first signal portion and a second signal portion. The transmitter comprises a power amplifier configured to amplify the transmit signal. The power amplifier is prone to undesired gain variations during the first and the second signal portion. The transmitter further comprises a transmit feedback receiver coupled to an output of the power amplifier and configured to feed back the transmit signal to generate a fed back first signal portion and a fed back second signal portion. Processing circuitry is configured to determine a first gain relation between the fed back first signal portion and the first signal portion and to determine at least one second gain relation between the fed back second signal portion and the second signal portion. Power adjustment circuitry is configured to adjust a transmit power of the transmit signal according to a variation between the first gain relation and the second gain relation.Type: ApplicationFiled: December 1, 2017Publication date: July 5, 2018Inventors: Shahar Gross, Ran Shimon, Roy Amel, Ofer Benjamin, Slava Vaysman
-
Publication number: 20180191489Abstract: A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a Voltage Controlled Oscillator (VCO) signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and least-squares estimate a frequency based on the quantized phase values and the wraparound phase.Type: ApplicationFiled: December 30, 2016Publication date: July 5, 2018Inventors: Elan Banin, Roy Amel, Ran Shimon, Ashoke Ravi, Nati Dinur
-
Patent number: 9930692Abstract: This disclosure describes methods, apparatus, and systems related to early indication system. A device may identify a high efficiency frame in accordance with a high efficiency communication standard, received from a first device, the high efficiency frame including, at least in part, one or more legacy signal fields and one or more high efficiency signal fields. The device may determine a length field included in one of the one or more legacy signal fields, wherein the length field includes an indication bit. The device may determine a position of a high efficiency short training field within the high efficiency frame based at least in part on the indication bit.Type: GrantFiled: December 22, 2015Date of Patent: March 27, 2018Assignee: Intel CorporationInventors: Qinghua Li, Xiaogang Chen, Ran Shimon, Robert Stacey, Assaf Gurevitz