Patents by Inventor Ran Shu
Ran Shu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230350825Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.Type: ApplicationFiled: June 29, 2023Publication date: November 2, 2023Applicant: Microsoft Technology Licensing, LLCInventors: Peng CHENG, Ran SHU, Guo CHEN, Yongqiang XIONG, Jiansong ZHANG, Ningyi XU, Thomas MOSCIBRODA
-
Patent number: 11726938Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.Type: GrantFiled: December 23, 2021Date of Patent: August 15, 2023Assignee: Microsoft Technology Licensing, LLCInventors: Peng Cheng, Ran Shu, Guo Chen, Yongqiang Xiong, Jiansong Zhang, Ningyi Xu, Thomas Moscibroda
-
Publication number: 20220217098Abstract: In accordance with implementations of the subject matter described herein, there is provided a solution for streaming communication between devices. In this solution, a memory of a first device comprising a ring buffer is allocated to be dedicated for storing a data stream of an application to be transmitted to a second electronic device. The application of the first device writes data to be transmitted into the ring buffer, to form a portion of the first data stream, and a write pointer of the ring buffer is thus updated. A portion of data is read based on a source memory address from the ring buffer via the interface device. The interface device also transmits the data portion to a second device. The read data portion is stored in a dedicated ring buffer of the memory. In accordance with the solution, an efficient streaming communication interface is provided between devices.Type: ApplicationFiled: April 2, 2020Publication date: July 7, 2022Inventors: Zhixiong Niu, Ran Shu, Lei Qu, Peng Chen, Yongqiang Xiong, Guo Chen
-
Publication number: 20220206979Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.Type: ApplicationFiled: December 23, 2021Publication date: June 30, 2022Applicant: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Peng CHENG, Ran SHU, Guo CHEN, Yongqiang XIONG, Jiansong ZHANG, Ningyi XU, Thomas MOSCIBRODA
-
Patent number: 11243901Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.Type: GrantFiled: April 24, 2018Date of Patent: February 8, 2022Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Peng Cheng, Ran Shu, Guo Chen, Yongqiang Xiong, Jiansong Zhang, Ningyi Xu, Thomas Moscibroda
-
Patent number: 11042497Abstract: The implementations of the subject matter described herein relate to communication between field programmable gate arrays. In some implementations, an FPGA device comprises a first protocol stack configured to: receive, from a source application, a data transmitting request for a destination application; package the data transmitting request into a first packet by adding a header to the data transmitting request, the header indicating the source application and the destination application; and transmit a physical address of a second protocol stack connected with the destination application. The FPGA device further comprises a PCIe interface configured to: package the first packet into a second packet based on the physical address of the second protocol stack received from the first protocol stack so that the first packet serves as a data portion of the second packet, the second packet being a TLP conforming to the PCIe standard; and transmit the second packet.Type: GrantFiled: April 25, 2018Date of Patent: June 22, 2021Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Peng Cheng, Ran Shu, Guo Chen, Yongqiang Xiong, Jiansong Zhang, Ningyi Xu, Thomas Moscibroda
-
Publication number: 20200167302Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.Type: ApplicationFiled: April 24, 2018Publication date: May 28, 2020Applicant: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Peng CHENG, Ran SHU, Guo CHEN, Yongqiang XIONG, Jiansong ZHANG, Ningyi XU, Thomas MOSCIBRODA
-
Publication number: 20200117630Abstract: The implementations of the subject matter described herein relate to communication between field programmable gate arrays. In some implementations, an FPGA device comprises a first protocol stack configured to: receive, from a source application, a data transmitting request for a destination application; package the data transmitting request into a first packet by adding a header to the data transmitting request, the header indicating the source application and the destination application; and transmit a physical address of a second protocol stack connected with the destination application. The FPGA device further comprises a PCIe interface configured to: package the first packet into a second packet based on the physical address of the second protocol stack received from the first protocol stack so that the first packet serves as a data portion of the second packet, the second packet being a TLP conforming to the PCIe standard; and transmit the second packet.Type: ApplicationFiled: April 25, 2018Publication date: April 16, 2020Applicant: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Peng CHENG, Ran SHU, Guo CHEN, Yongqiang XIONG, Jiansong ZHANG, Ningyi XU, Thomas MOSCIBRODA
-
Patent number: 9621152Abstract: A switch comprising a plurality of inductors and a plurality of shunt transistors is described. Each inductor can be electrically coupled between adjacent shunt transistors to form a distributed switch structure. At least two inductors in the plurality of inductors can be inductively coupled with each other. The plurality of inductors can correspond to portions of a coupling inductor, wherein the coupling inductor can have an irregular octagonal shape.Type: GrantFiled: May 13, 2016Date of Patent: April 11, 2017Assignees: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA, CALIFORNIA INSTITUTE OF TECHNOLOGYInventors: Ran Shu, Adrian J. Tang, Qun Gu, Brian J. Drouin
-
Publication number: 20160336934Abstract: A switch comprising a plurality of inductors and a plurality of shunt transistors is described. Each inductor can be electrically coupled between adjacent shunt transistors to form a distributed switch structure. At least two inductors in the plurality of inductors can be inductively coupled with each other. The plurality of inductors can correspond to portions of a coupling inductor, wherein the coupling inductor can have an irregular octagonal shape.Type: ApplicationFiled: May 13, 2016Publication date: November 17, 2016Inventors: Ran Shu, Adrian J. Tang, Qun Gu, Brian J. Drouin