Abstract: Circuits and methods that improve the performance of electronic sampling systems are provided. Parasitic capacitance associated with bootstrap circuitry is reduced, thereby decreasing signal distortion caused by capacitive loading at the input of the sampling circuit. The impedance of a sampling semiconductor switch is maintained substantially constant during sample states, at least in part, by accounting for non-linear parasitic capacitances associated with a sampling switch control terminal in order to reduce or minimize signal distortion associated with sampled signals that pass through the sampling switch.