Patents by Inventor Raul Aguaviva
Raul Aguaviva has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8701091Abstract: A method and system for application development. Specifically, a generic console interface is provided that is capable of interacting with graphics applications. The console interface is capable of accessing a graphics application by detouring at least one predefined system call made by the graphics application. User input is intercepted that is related to the predefined system call that is detoured. The user input is communicated through the console interface. An operation is performed as implemented by the user input through a dynamically loadable module.Type: GrantFiled: December 15, 2005Date of Patent: April 15, 2014Assignee: Nvidia CorporationInventors: Matthias M. Wloka, Raul Aguaviva, Sebastien Julien Domine, Gregory E. James, William Orville Ramey, II
-
Patent number: 8607151Abstract: A method of debugging an application operable on a graphics pipeline subunit. A plurality of draw call groups is accessed. Each draw call group comprises a respective plurality of draw calls, sharing common state attributes of a prescribed state. The plurality of selectable draw call groups is displayed. In response to a user selection, a plurality of selectable draw calls associated with the selected draw call group is displayed. A plurality of selectable graphics pipeline subunits is displayed. In response to a user selection of a selected subunit, a plurality of editable state information and graphical primitives associated with a selected draw call are displayed. The plurality of editable state information may be grouped such that a portion sharing common attributes of the prescribed state are in one group. In response to a user selection, changes may be made to the selected draw call or the selected draw call group.Type: GrantFiled: August 1, 2006Date of Patent: December 10, 2013Assignee: Nvidia CorporationInventors: Raul Aguaviva, Sebastien Julien Domine, William Orville Ramey, II
-
Patent number: 8436870Abstract: A computer-implemented user interface and method for graphical processing analysis. More specifically, embodiments provide a convenient and effective mechanism for presenting GPU performance information such that one or more bottlenecking and/or underutilized graphics pipeline units may be identified. The presentation of the information enables quick comparison of all graphical operations within a frame for analysis with increased granularity. Additionally, the performance of graphical operations with common state attributes may be compared to more effectively and efficiently enhance GPU performance.Type: GrantFiled: August 1, 2006Date of Patent: May 7, 2013Assignee: Nvidia CorporationInventors: Raul Aguaviva, Jeffrey T. Kiel, Sebastien Julien Domine, William Orville Ramey, II
-
Patent number: 8436864Abstract: A computer-implemented method and user interface for organizing graphical operations and displaying performance data of a graphics processing pipeline. More specifically, embodiments provide a convenient and effective mechanism for enhancing graphics processing by automatically determining and grouping graphical operations with similar state attributes relating to one or more units of the graphics pipeline. As such, pipeline adjustments for reducing execution time of one graphical operation may benefit other graphical operations with similar state attributes, thereby reducing the number of pipeline adjustments and allowing more careful selection of graphical operations to increase performance and reduce image degradation. Also, the display of the grouped graphical operations also provides information for determining the troublesome operations. In one embodiment, the groups are ranked by their respective execution time.Type: GrantFiled: August 1, 2006Date of Patent: May 7, 2013Assignee: Nvidia CorporationInventors: Raul Aguaviva, Jeffrey T. Kiel, Sebastien Julien Domine, William Orville Ramey, II
-
Patent number: 7831780Abstract: A computer system utilizes subsystem supplemental memory resources to implement operating system supplemental disk caching. A main system processor (e.g., a central processing unit) processes information associated with main system functions. A bulk memory (e.g., a hard disk) stores the information. A main system memory (e.g., a main RAM) caches portions of the bulk information. A subsystem supplemental memory (e.g., a graphics subsystem RAM) provides storage capacity for subsystem operations (e.g., graphics operations) and supplemental storage for portions of said bulk information associated with main system functions (e.g., functions performed by the main system processor). Information (e.g., main system information) cached in the subsystem supplemental memory can be accessed by the main system processor directly.Type: GrantFiled: June 14, 2006Date of Patent: November 9, 2010Assignee: Nvidia CorporationInventor: Raul Aguaviva
-
Patent number: 7778800Abstract: A method of calculating utilization and bottleneck performance parameters of a processing unit within a graphical processing unit (GPU). The utilization is a measure of a percentage that the processing unit is utilized over a draw call execution time. The bottleneck is the sum of the time period that the processing unit is active, the time period that the processing unit is full and does not accept data from an upstream processing unit, minus the time period that the processing unit is paused because the downstream processing unit is busy and cannot accept data, all over the execution time of the draw call. Performance parameters may be determined by sampling the processing unit and incrementing a counter when a condition is true. The method is repeated for the same draw call, for each processing unit of the GPU, and for a plurality of draw calls comprising a frame.Type: GrantFiled: August 1, 2006Date of Patent: August 17, 2010Assignee: Nvidia CorporationInventors: Raul Aguaviva, Jeffrey T. Kiel, Sebastien Julien Domine, William Orville Ramey, II
-
Publication number: 20080033696Abstract: A method of calculating utilization and bottleneck performance parameters of a processing unit within a graphical processing unit (GPU). The utilization is a measure of a percentage that the processing unit is utilized over a draw call execution time. The bottleneck is the sum of the time period that the processing unit is active, the time period that the processing unit is full and does not accept data from an upstream processing unit, minus the time period that the processing unit is paused because the downstream processing unit is busy and cannot accept data, all over the execution time of the draw call. Performance parameters may be determined by sampling the processing unit and incrementing a counter when a condition is true. The method is repeated for the same draw call, for each processing unit of the GPU, and for a plurality of draw calls comprising a frame.Type: ApplicationFiled: August 1, 2006Publication date: February 7, 2008Inventors: Raul Aguaviva, Jeffrey T. Kiel, Sebastien Julien Domine, William Orville Ramey
-
Publication number: 20080030511Abstract: A computer-implemented method and user interface for organizing graphical operations and displaying performance data of a graphics processing pipeline. More specifically, embodiments provide a convenient and effective mechanism for enhancing graphics processing by automatically determining and grouping graphical operations with similar state attributes relating to one or more units of the graphics pipeline. As such, pipeline adjustments for reducing execution time of one graphical operation may benefit other graphical operations with similar state attributes, thereby reducing the number of pipeline adjustments and allowing more careful selection of graphical operations to increase performance and reduce image degradation. Also, the display of the grouped graphical operations also provides information for determining the troublesome operations. In one embodiment, the groups are ranked by their respective execution time.Type: ApplicationFiled: August 1, 2006Publication date: February 7, 2008Inventors: Raul Aguaviva, Jeffrey T. Kiel, Sebastien Julien Domine, William Orville Ramey
-
Publication number: 20080034311Abstract: A method of debugging an application operable on a graphics pipeline subunit. A plurality of draw call groups is accessed. Each draw call group comprises a respective plurality of draw calls, sharing common state attributes of a prescribed state. The plurality of selectable draw call groups is displayed. In response to a user selection, a plurality of selectable draw calls associated with the selected draw call group is displayed. A plurality of selectable graphics pipeline subunits is displayed. In response to a user selection of a selected subunit, a plurality of editable state information and graphical primitives associated with a selected draw call are displayed. The plurality of editable state information may be grouped such that a portion sharing common attributes of the prescribed state are in one group. In response to a user selection, changes may be made to the selected draw call or the selected draw call group.Type: ApplicationFiled: August 1, 2006Publication date: February 7, 2008Inventors: Raul Aguaviva, Sebastien Julien Domine, William Orville Ramey
-
Publication number: 20060294302Abstract: A computer system utilizes subsystem supplemental memory resources to implement operating system supplemental disk caching. A main system processor (e.g., a central processing unit) processes information associated with main system functions. A bulk memory (e.g., a hard disk) stores the information. A main system memory (e.g., a main RAM) caches portions of the bulk information. A subsystem supplemental memory (e.g., a graphics subsystem RAM) provides storage capacity for subsystem operations (e.g., graphics operations) and supplemental storage for portions of said bulk information associated with main system functions (e.g., functions performed by the main system processor). Information (e.g., main system information) cached in the subsystem supplemental memory can be accessed by the main system processor directly.Type: ApplicationFiled: June 14, 2006Publication date: December 28, 2006Inventor: Raul Aguaviva