Patents by Inventor RAVI MEHTA
RAVI MEHTA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240427217Abstract: Present disclosure relates to method and apparatus for preparing GKP state using artificial atom in cavity. Method comprises utilizing artificial atom in equal superposition state of two low-energy states and reflecting displaced squeezed vacuum state of light off artificial atom in atom-cavity setup. Method comprises performing unitary operation on two low-energy states of artificial atom to convert them in an equal superposition of two low-energy states and displacing a photonic state by interfering the photonic state with a coherent state of light from a beam splitter. Unitary operation and displacement operation are repeated one or more times. Method comprises measuring the artificial atom to produce the photonic state with a plurality of peaks, interfering two identical photonic states, and performing a homodyne measurement to obtain a proto/intermediate-GKP state.Type: ApplicationFiled: June 22, 2023Publication date: December 26, 2024Inventors: Sandeep Kumar Goyal, Teja G. P., Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20230316102Abstract: Systems and methods include determination of a plurality of instances of a master configuration file, association of each of the plurality of instances with a first respective record of a first database table and with a second respective record of a second database table to determine a plurality of composite data records, determination of correlated features of the master configuration file, the first database table and the second database table based on the plurality of composite data records, and training of a machine learning model based on data of the correlated features of the master configuration file, the first database table and the second database table.Type: ApplicationFiled: April 4, 2022Publication date: October 5, 2023Inventors: James ODENDAL, Maximilian STUEBER, Pascal KUGLER, Ravi MEHTA, Mathis BOERNER, Michael HETTICH, Gregor Karl FREY
-
Patent number: 11652475Abstract: A circuit includes, in part, a first transistor receiving a first clock signal at its gate, a second transistor receiving a second clock signal at its gate, a first impedance coupled to the drain terminal of the first transistor, a second impedance coupled to the drain terminal of the second transistor, a current source coupled to the source terminals of the first and second transistors, a third transistor receiving a third clock signal at its gate, a fourth transistor receiving a fourth clock signal at its gate, a fifth transistor coupling the drain terminal of the third transistor to the second impedance in response to a first control signal, a sixth transistor coupling the drain terminal of the fourth transistor to the second impedance in response to a second control signal, and a first variable current source coupled to the source terminals of the third and fourth transistors.Type: GrantFiled: March 11, 2022Date of Patent: May 16, 2023Assignee: Synopsys, Inc.Inventors: Srirup Bagchi, Gaurav Bhojane, Ravi Mehta
-
Patent number: 11223469Abstract: A system for serializing input data signals and generating an output data signal includes a FIFO memory that launches the input data signals at different phases of a clock signal. The system further includes multiple stages of a serializer circuit, and each stage of the serializer circuit receives a clock signal. Each successive stage includes half the number of serializer circuits that are included in the previous stage, and each successive stage is clocked by a clock signal that transitions at twice the frequency of the previous stage clock signal. The serializer circuits that belong to a single stage receive the clock signal with different phase. The phase and frequency of clock signals of serializer stages are adjusted such that a launched input data signal is outputted as the output data signal. Further, a critical path for each serializer circuit is equal to full clock cycle of the clock signal.Type: GrantFiled: November 15, 2019Date of Patent: January 11, 2022Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Patent number: 11101830Abstract: A system for clock calibration is described herein which comprises a serializer configured to convert an input data stream in parallel format to provide an out data stream in a serial format; a clock source configured to generate one or more clock signals; a first frequency divider configured to provide at least one divided clock signal of the one or more clock signals; a delay line configured to delay at least one divided clock signal; and a clock calibrator configured to control delay of the at least one divided clock signal at the delay line to adjust the one or more divided clock signals at a fixed relationship with respect to the one or more clock signals based on voltage and temperature variation.Type: GrantFiled: July 26, 2019Date of Patent: August 24, 2021Assignee: Synopsys, Inc.Inventors: Shourya Kansal, Ravi Mehta, Biman Chattopadhyay
-
Patent number: 10659214Abstract: A clock and data recovery (CDR) circuit includes first through ninth samplers, a clock recovery circuit, a level finding circuit, an offset voltage generator, and a data recovery circuit. Each of the first through ninth samplers samples a data signal based on one of first through ninth reference offset voltage levels to generate first through ninth intermediate signals, respectively. The clock recovery circuit generates the first through fourth clock signals based on the first, second, fifth, and eighth intermediate signals. The level finding circuit generates a band level signal by varying the third intermediate signal. The offset voltage generator generates one of: the fourth and seventh reference offset voltage levels, the fifth and eighth reference offset voltage levels, and the sixth and ninth reference offset voltage levels based on the band level signal. The data recovery circuit detects an output data signal based on the fourth through ninth intermediate signals.Type: GrantFiled: September 5, 2017Date of Patent: May 19, 2020Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta, Sanket Naik, Jayesh Wadekar
-
Patent number: 10608645Abstract: A clock and data recovery circuit includes a bang-bang phase detector (BBPD), a voltage controlled oscillator (VCO), a frequency control circuit, and an up-down counter. The BBPD generates an early-late signal by determining whether serialized data received by the BBPD is early or late with respect to a VCO clock signal generated by the VCO. A phase of the VCO clock signal is controlled based on the early-late signal. The frequency control circuit compares a frequency of the VCO clock signal and a target frequency and generates an up/down signal. Based on the up/down signal, the up-down counter increments or decrements the frequency of the VCO clock signal to match the target frequency.Type: GrantFiled: January 5, 2018Date of Patent: March 31, 2020Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20200084016Abstract: A system for serializing input data signals and generating an output data signal includes a FIFO memory that launches the input data signals at different phases of a clock signal. The system further includes multiple stages of a serializer circuit, and each stage of the serializer circuit receives a clock signal. Each successive stage includes half the number of serializer circuits that are included in the previous stage, and each successive stage is clocked by a clock signal that transitions at twice the frequency of the previous stage clock signal. The serializer circuits that belong to a single stage receive the clock signal with different phase. The phase and frequency of clock signals of serializer stages are adjusted such that a launched input data signal is outputted as the output data signal. Further, a critical path for each serializer circuit is equal to full clock cycle of the clock signal.Type: ApplicationFiled: November 15, 2019Publication date: March 12, 2020Inventors: Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20200036402Abstract: A system for clock calibration is described herein which comprises a serializer configured to convert an input data stream in parallel format to provide an out data stream in a serial format; a clock source configured to generate one or more clock signals; a first frequency divider configured to provide at least one divided clock signal of the one or more clock signals; a delay line configured to delay at least one divided clock signal; and a clock calibrator configured to control delay of the at least one divided clock signal at the delay line to adjust the one or more divided clock signals at a fixed relationship with respect to the one or more clock signals based on voltage and temperature variation.Type: ApplicationFiled: July 26, 2019Publication date: January 30, 2020Inventors: Shourya KANSAL, Ravi MEHTA, Biman CHATTOPADHYAY
-
Patent number: 10516523Abstract: A system for serializing input data signals and generating an output data signal includes a FIFO memory that launches the input data signals at different phases of a clock signal. The system further includes multiple stages of a serializer circuit, and each stage of the serializer circuit receives a clock signal. Each successive stage includes half the number of serializer circuits that are included in the previous stage, and each successive stage is clocked by a clock signal that transitions at twice the frequency of the previous stage clock signal. The serializer circuits that belong to a single stage receive the clock signal with different phase. The phase and frequency of clock signals of serializer stages are adjusted such that a launched input data signal is outputted as the output data signal. Further, a critical path for each serializer circuit is equal to full clock cycle of the clock signal.Type: GrantFiled: October 24, 2018Date of Patent: December 24, 2019Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Patent number: 10491367Abstract: A clock and data recovery (CDR) circuit receives a data signal and generates a clock signal and a recovered data signal. The CDR circuit includes a clock-recovery circuit (CRC), a sampling phase-recovery circuit (PRC), an analog-to-digital converter (ADC), and a data-recovery circuit (DRC). The CRC receives the data signal and generates an intermediate clock signal. The PRC receives the intermediate clock signal, a sampled data signal and the recovered data signal, and generates the clock signal. The ADC receives the data signal and generates the sampled data signal. The DRC receives the sampled data signal and generates the recovered data signal. The clock signal is phase and frequency synchronized with the data signal.Type: GrantFiled: February 17, 2019Date of Patent: November 26, 2019Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20190260571Abstract: A clock and data recovery (CDR) circuit receives a data signal and generates a clock signal and a recovered data signal. The CDR circuit includes a clock-recovery circuit (CRC), a sampling phase-recovery circuit (PRC), an analog-to-digital converter (ADC), and a data-recovery circuit (DRC). The CRC receives the data signal and generates an intermediate clock signal. The PRC receives the intermediate clock signal, a sampled data signal and the recovered data signal, and generates the clock signal. The ADC receives the data signal and generates the sampled data signal. The DRC receives the sampled data signal and generates the recovered data signal. The clock signal is phase and frequency synchronized with the data signal.Type: ApplicationFiled: February 17, 2019Publication date: August 22, 2019Inventors: Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20190097639Abstract: A clock and data recovery circuit includes a bang-bang phase detector (BBPD), a voltage controlled oscillator (VCO), a frequency control circuit, and an up-down counter. The BBPD generates an early-late signal by determining whether serialized data received by the BBPD is early or late with respect to a VCO clock signal generated by the VCO. A phase of the VCO clock signal is controlled based on the early-late signal. The frequency control circuit compares a frequency of the VCO clock signal and a target frequency and generates an up/down signal. Based on the up/down signal, the up-down counter increments or decrements the frequency of the VCO clock signal to match the target frequency.Type: ApplicationFiled: January 5, 2018Publication date: March 28, 2019Inventors: Biman Chattopadhyay, Ravi Mehta
-
Publication number: 20190089359Abstract: A lock time measurement system to determine a lock time includes a measurement device, a serializer-deserializer (SERDES), a pattern generator, and a splitter. In a first mode, the SERDES receives first data from the pattern generator by way of the splitter. A receiver of the SERDES outputs a recovered clock signal based on the first data to a transmitter. The transmitter includes a serializer and a multiplexer. The serializer receives the recovered clock signal by way of the multiplexer and modifies second data based on the recovered clock signal and outputs serial data. A measurement device, connected to the transmitter and the splitter determines the lock time. In a second mode, the SERDES functions as a transmitter for transmitting data and a receiver for receiving data in a communication link. The system has a better accuracy and utilizes existing receiver and driver circuits.Type: ApplicationFiled: January 5, 2018Publication date: March 21, 2019Inventors: Ravi Mehta, Manjunath Shet SN, Biman Chattopadhyay, Vishal Dilipbhai Nimbark
-
Publication number: 20190089522Abstract: A system for serializing input data signals and generating an output data signal includes a FIFO memory that launches the input data signals at different phases of a clock signal. The system further includes multiple stages of a serializer circuit, and each stage of the serializer circuit receives a clock signal. Each successive stage includes half the number of serializer circuits that are included in the previous stage, and each successive stage is clocked by a clock signal that transitions at twice the frequency of the previous stage clock signal. The serializer circuits that belong to a single stage receive the clock signal with different phase. The phase and frequency of clock signals of serializer stages are adjusted such that a launched input data signal is outputted as the output data signal. Further, a critical path for each serializer circuit is equal to full clock cycle of the clock signal.Type: ApplicationFiled: October 24, 2018Publication date: March 21, 2019Inventors: Biman Chattopadhyay, Ravi Mehta
-
Patent number: 10236843Abstract: A high gain differential amplifier includes first through eighth transistors, first through third degeneration resistors, and first through third current sources. The fourth and fifth transistors form a p-type metal-oxide-semiconductor (PMOS) transistor pair. Further, the second and eighth transistors form a current mirror circuit. The PMOS transistor pair and the current mirror circuit form a common mode feedback circuit. The high gain differential amplifier controls the common-mode output voltage with the common mode feedback circuit and a reference voltage.Type: GrantFiled: January 4, 2018Date of Patent: March 19, 2019Assignee: Synopsys, Inc.Inventors: Jayesh Wadekar, Ravi Mehta, Biman Chattopadhyay
-
Patent number: 10236891Abstract: A lock time measurement system to determine a lock time includes a measurement device, a serializer-deserializer (SERDES), a pattern generator, and a splitter. In a first mode, the SERDES receives first data from the pattern generator by way of the splitter. A receiver of the SERDES outputs a recovered clock signal based on the first data to a transmitter. The transmitter includes a serializer and a multiplexer. The serializer receives the recovered clock signal by way of the multiplexer and modifies second data based on the recovered clock signal and outputs serial data. A measurement device, connected to the transmitter and the splitter determines the lock time. In a second mode, the SERDES functions as a transmitter for transmitting data and a receiver for receiving data in a communication link. The system has a better accuracy and utilizes existing receiver and driver circuits.Type: GrantFiled: January 5, 2018Date of Patent: March 19, 2019Assignee: Synopsys, Inc.Inventors: Ravi Mehta, Manjunath Shet SN, Biman Chattopadhyay, Vishal Dilipbhai Nimbark
-
Patent number: 10205445Abstract: A duty cycle correction (DCC) circuit includes first and second pluralities of logic gates, a low pass filter, an error amplifier, and a differential amplifier. The DCC circuit receives first and second clock signals from the VCO. The first and second pluralities of logic gates receive first and second superimposed clock signals and generate first and second output clock signals, respectively. The error amplifier rectifies a common error of the first and second output clock signals, and generates a common mode error voltage signal. The differential amplifier generates first and second error signals based on the common mode error voltage signal. The first and second error signals converge the duty cycles of the first and second output clock signals to a 50% duty cycle.Type: GrantFiled: January 4, 2018Date of Patent: February 12, 2019Assignee: Synopsys, Inc.Inventors: Shourya Kansal, Biman Chattopadhyay, Ravi Mehta, Jayesh Wadekar
-
Patent number: 10164798Abstract: A driver circuit includes a first inverter, a bias-control circuit, and a second inverter. The first inverter, which is connected between a first supply voltage and ground, receives an input data signal and generates an inverted version of the input data signal. The bias-control circuit, which is connected between a second supply voltage and the first inverter, receives the inverted version of the input data signal and a bias signal, and generates a level-shifted data signal based on the inverted version of the input data signal, the bias signal, and the second supply voltage. The bias-control circuit reduces a difference between voltage levels of the second supply voltage and the inverted version of the input data signal. The second inverter is connected between the second supply voltage and ground, and further connected to the bias-control circuit and first inverter and generates an output data signal.Type: GrantFiled: February 8, 2017Date of Patent: December 25, 2018Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Patent number: 10142097Abstract: A system for serializing input data signals and generating an output data signal includes a FIFO memory that launches the input data signals at different phases of a clock signal. The system further includes multiple stages of a serializer circuit, and each stage of the serializer circuit receives a clock signal. Each successive stage includes half the number of serializer circuits that are included in the previous stage, and each successive stage is clocked by a clock signal that transitions at twice the frequency of the previous stage clock signal. The serializer circuits that belong to a single stage receive the clock signal with different phase. The phase and frequency of clock signals of serializer stages are adjusted such that a launched input data signal is outputted as the output data signal. Further, a critical path for each serializer circuit is equal to full clock cycle of the clock signal.Type: GrantFiled: November 11, 2016Date of Patent: November 27, 2018Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta