Patents by Inventor Ravinder K. Aggarwal
Ravinder K. Aggarwal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9297705Abstract: A temperature measuring device having a smart chip, or electronic circuit, integrated therein is provided. The smart chip, or electronic circuit, includes at least a unique identification number or data specific to the particular temperature measuring device stored thereon. The electronic circuit further includes calibration data of the temperature measuring device stored thereon. A module controller of a temperature control system is configured to verify the unique identification number of the thermocouple assembly prior to allowing data to be transferred between the temperature measuring device and a temperature controller. A graphical user interface allows an operator to enter the unique identification number or data to verify the temperature measuring device and display an error message if the number or data entered is not equivalent, or does not match, the unique identification number or data stored on the electronic circuit.Type: GrantFiled: May 6, 2009Date of Patent: March 29, 2016Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Rand Conner
-
Patent number: 9267850Abstract: An improved thermocouple assembly for providing a temperature measurement is provided. The thermocouple assembly includes a sheath having a measuring tip, a support member received within the sheath, and first and second wires disposed within the support member. An end of each of the first and second wires are fused together to form a thermocouple junction therebetween. A recessed region is formed in a distal end of the support member, and the thermocouple junction is fixedly located at the base of the recessed region such that the recessed region maintains the thermocouple junction in a substantially fixed position relative to the measuring tip of the sheath.Type: GrantFiled: February 6, 2013Date of Patent: February 23, 2016Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Robert C. Haro
-
Patent number: 8927435Abstract: A load lock includes a chamber including an upper portion, a lower portion, and a partition between the upper portion and the lower portion, the partition including an opening therethrough. The load lock further includes a first port in communication with the upper portion of the chamber and a second port in communication with the lower portion of the chamber. The load lock includes a rack disposed within the chamber and a workpiece holder mounted on a first surface of the rack, wherein the rack and the workpiece holder are movable by an indexer that is capable of selectively moving wafer slots of the rack into communication with the second port. The indexer can also move the rack into an uppermost position, at which the first surface of the boat and the partition sealingly separate the upper portion and the lower portion to define an upper chamber and a lower chamber. Auxiliary processing, such as wafer pre-cleaning, or metrology can be conducted in the upper portion.Type: GrantFiled: May 8, 2013Date of Patent: January 6, 2015Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Jeroen Stoutjesdijk, Eric R. Hill, Loring G. Davis, John T. DiSanto
-
Publication number: 20130239879Abstract: A load lock includes a chamber including an upper portion, a lower portion, and a partition between the upper portion and the lower portion, the partition including an opening therethrough. The load lock further includes a first port in communication with the upper portion of the chamber and a second port in communication with the lower portion of the chamber. The load lock includes a rack disposed within the chamber and a workpiece holder mounted on a first surface of the rack, wherein the rack and the workpiece holder are movable by an indexer that is capable of selectively moving wafer slots of the rack into communication with the second port. The indexer can also move the rack into an uppermost position, at which the first surface of the boat and the partition sealingly separate the upper portion and the lower portion to define an upper chamber and a lower chamber. Auxiliary processing, such as wafer pre-cleaning, or metrology can be conducted in the upper portion.Type: ApplicationFiled: May 8, 2013Publication date: September 19, 2013Applicant: ASM AMERICA, INC.Inventors: Ravinder K. Aggarwal, Jeroen Stoutjesdijk, Eric R. Hill, Loring G. Davis, John T. DiSanto
-
Patent number: 8382370Abstract: An improved thermocouple assembly for providing a temperature measurement is provided. The thermocouple assembly includes a sheath having a measuring tip, a support member received within the sheath, and first and second wires disposed within the support member. An end of each of the first and second wires are fused together to form a thermocouple junction therebetween. A recessed region is formed in a distal end of the support member, and the thermocouple junction is fixedly located at the base of the recessed region such that the recessed region maintains the thermocouple junction in a substantially fixed position relative to the measuring tip of the sheath.Type: GrantFiled: May 6, 2009Date of Patent: February 26, 2013Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Robert C. Haro
-
Patent number: 8100583Abstract: A thermocouple having at least one inner alignment feature or at least one outer alignment feature, or a combination thereof for positively positioning and aligning at least one thermocouple junction within a bore formed in a susceptor ring of a semiconductor substrate processing reactor. The outer alignment feature is configured to positively align the junction(s) longitudinally within the bore. The inner alignment feature configured to positively position the junction(s) rotationally within the sheath of the thermocouple relative to the bore.Type: GrantFiled: May 6, 2009Date of Patent: January 24, 2012Assignee: ASM America, Inc.Inventors: Rand Conner, Ravinder K. Aggarwal
-
Publication number: 20100286842Abstract: A temperature measuring device having a smart chip, or electronic circuit, integrated therein is provided. The smart chip, or electronic circuit, includes at least a unique identification number or data specific to the particular temperature measuring device stored thereon. The electronic circuit further includes calibration data of the temperature measuring device stored thereon. A module controller of a temperature control system is configured to verify the unique identification number of the thermocouple assembly prior to allowing data to be transferred between the temperature measuring device and a temperature controller. A graphical user interface allows an operator to enter the unique identification number or data to verify the temperature measuring device and display an error message if the number or data entered is not equivalent, or does not match, the unique identification number or data stored on the electronic circuit.Type: ApplicationFiled: May 6, 2009Publication date: November 11, 2010Applicant: ASM AMERICA, INC.Inventors: Ravinder K. Aggarwal, Rand Conner
-
Publication number: 20100282163Abstract: An improved thermocouple assembly for providing a temperature measurement is provided. The thermocouple assembly includes a sheath having a measuring tip, a support member received within the sheath, and first and second wires disposed within the support member. An end of each of the first and second wires are fused together to form a thermocouple junction therebetween. A recessed region is formed in a distal end of the support member, and the thermocouple junction is fixedly located at the base of the recessed region such that the recessed region maintains the thermocouple junction in a substantially fixed position relative to the measuring tip of the sheath.Type: ApplicationFiled: May 6, 2009Publication date: November 11, 2010Applicant: ASM AMERICA, INC.Inventors: Ravinder K. Aggarwal, Robert C. Haro
-
Patent number: 7449071Abstract: A wafer holder for supporting a wafer within a CVD processing chamber includes a vertically moveable lift ring configured to support the bottom peripheral surface of the wafer, and an inner plug having a top flat surface configured to support the wafer during wafer processing. The lift ring has a central aperture configured to closely surround the inner plug. When a wafer is to be loaded onto the wafer holder, the lift ring is elevated above the inner plug. The wafer is loaded onto the lift ring in the elevated position. Then, the lift ring is maintained in the elevated position for a time period sufficient to allow the wafer temperature to rise to a level that is sufficient to significantly reduce or even substantially prevent thermal shock to the wafer when the wafer is brought into contact with the inner plug. The lift ring is then lowered into surrounding engagement with the inner plug. This is the wafer processing position of the wafer holder.Type: GrantFiled: July 30, 2004Date of Patent: November 11, 2008Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Tony J. Keeton, Matthew G. Goodman
-
Patent number: 6776849Abstract: A wafer holder for supporting a wafer within a CVD processing chamber includes a vertically moveable lift ring configured to support the bottom peripheral surface of the wafer, and an inner plug having a top flat surface configured to support the wafer during wafer processing. The lift ring has a central aperture configured to closely surround the inner plug. When a wafer is to be loaded onto the wafer holder, the lift ring is elevated above the inner plug. The wafer is loaded onto the lift ring in the elevated position. Then, the lift ring is maintained in the elevated position for a time period sufficient to allow the wafer temperature to rise to a level that is sufficient to significantly reduce or even substantially prevent thermal shock to the wafer when the wafer is brought into contact with the inner plug. The lift ring is then lowered into surrounding engagement with the inner plug. This is the wafer processing position of the wafer holder.Type: GrantFiled: March 15, 2002Date of Patent: August 17, 2004Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Tony J. Keeton, Matthew G. Goodman
-
Publication number: 20030173031Abstract: A wafer holder for supporting a wafer within a CVD processing chamber includes a vertically moveable lift ring configured to support the bottom peripheral surface of the wafer, and an inner plug having a top flat surface configured to support the wafer during wafer processing. The lift ring has a central aperture configured to closely surround the inner plug. When a wafer is to be loaded onto the wafer holder, the lift ring is elevated above the inner plug. The wafer is loaded onto the lift ring in the elevated position. Then, the lift ring is maintained in the elevated position for a time period sufficient to allow the wafer temperature to rise to a level that is sufficient to significantly reduce or even substantially prevent thermal shock to the wafer when the wafer is brought into contact with the inner plug. The lift ring is then lowered into surrounding engagement with the inner plug. This is the wafer processing position of the wafer holder.Type: ApplicationFiled: March 15, 2002Publication date: September 18, 2003Inventors: Ravinder K. Aggarwal, Tony J. Keeton, Matthew G. Goodman
-
Patent number: 6592318Abstract: An integrated wafer transport and transfer device is disclosed, which includes a vehicle with an integrated docking platform for holding a wafer carrier such as a FOUP (front opening unified pod). The docking platform is positioned at the correct height for sealing the FOUP to the load lock of a process tool. Vertical and/or horizontal movement is required in some cases. Methods for delivering wafers to process tools are also described. In a preferred embodiment, wafers are carried inside a FOUP on a cart, such as an automatically guided vehicle or a personally guided vehicle. The cart is docked at a process tool and the FOUP is sealed to the load lock of the tool without removing the FOUP from the cart. After processing on one tool, the cart along with the FOUP can be moved to the next process tool for further processing. The FOUP can stay on the same cart until all processing is completed. This is especially useful for moving priority lots through the fabrication facility quickly.Type: GrantFiled: July 13, 2001Date of Patent: July 15, 2003Assignee: ASM America, Inc.Inventor: Ravinder K. Aggarwal
-
Publication number: 20030012626Abstract: An integrated wafer transport and transfer device is disclosed, which includes a vehicle with an integrated docking platform for holding a wafer carrier such as a FOUP (front opening unified pod). The docking platform is positioned at the correct height for sealing the FOUP to the load lock of a process tool. Vertical and/or horizontal movement is required in some cases. Methods for delivering wafers to process tools are also described. In a preferred embodiment, wafers are carried inside a FOUP on a cart, such as an automatically guided vehicle or a personally guided vehicle. The cart is docked at a process tool and the FOUP is sealed to the load lock of the tool without removing the FOUP from the cart. After processing on one tool, the cart along with the FOUP can be moved to the next process tool for further processing. The FOUP can stay on the same cart until all processing is completed. This is especially useful for moving priority lots through the fabrication facility quickly.Type: ApplicationFiled: July 13, 2001Publication date: January 16, 2003Inventor: Ravinder K. Aggarwal
-
Patent number: 6465761Abstract: A reactor chamber is positioned between a top array of heat lamps and a bottom array of heat lamps. At least one of the heat lamps forming the top and bottom arrays features a segmented filament such that power output along the length of the heat lamp differs. In one configuration, the heat lamp has a pair of high energy output regions spaced from each other by a lower energy output region. In some configurations, at least one of the heat lamps forming the top and bottom arrays is non-linear, such as U-shaped. In further configurations, a non-linear heat lamp has a segmented filament with segments or areas of different winding density.Type: GrantFiled: July 23, 2001Date of Patent: October 15, 2002Assignee: ASM America, Inc.Inventors: Ronald R. Stevens, Eric Shero, Ravinder K. Aggarwal, Michael W. Halpin
-
Publication number: 20020007797Abstract: A reactor chamber is positioned between a top array of heat lamps and a bottom array of heat lamps. At least one of the heat lamps forming the top and bottom arrays features a segmented filament such that power output along the length of the heat lamp differs. In one configuration, the heat lamp has a pair of high energy output regions spaced from each other by a lower energy output region. In some configurations, at least one of the heat lamps forming the top and bottom arrays is non-linear, such as U-shaped. In further configurations, a non-linear heat lamp has a segmented filament with segments or areas of different winding density.Type: ApplicationFiled: July 23, 2001Publication date: January 24, 2002Inventors: Ronald R. Stevens, Eric Shero, Ravinder K. Aggarwal, Michael W. Halpin
-
Patent number: 6318957Abstract: The invention is a carrier comprising three support elements connected by an underlying frame. The periphery of a wafer rests upon the support elements. The invention also comprises a wafer handler with a plurality of arms. Spacers space the carrier above a base plate associated with a station in a wafer handling area. An arm slides beneath the frame and between the spacers, but the handler does not contact the wafer. A method of using the handler and carrier is provided where the handler lifts and rotates the carrier with the wafer through various stations in a wafer handling area. A control device reduces the handler speed only at critical points of the processing cycle. The handler is capable of moving a plurality of carriers and wafers simultaneously.Type: GrantFiled: February 24, 1999Date of Patent: November 20, 2001Assignee: ASM America, Inc.Inventors: Paul R. Carr, Paul T. Jacobson, James F. Kusbel, James S. Roundy, Ravinder K. Aggarwal, Ivo Raaijmakers, Rod Lenz, Nilesh Rajbharti
-
Patent number: 6158951Abstract: The invention is a carrier comprising three support elements connected by an underlying frame. The periphery of a wafer rests upon the support elements. The invention also comprises a wafer handler with a plurality of arms. Spacers space the carrier above a base plate associated with a station in a wafer handling area. An arm slides beneath the frame and between the spacers, but the handler does not contact the wafer. A method of using the handler and carrier is provided where the handler lifts and rotates the carrier with the wafer through various stations in a wafer handling area. The handler is capable of moving a plurality of carriers and wafers simultaneously.Type: GrantFiled: July 10, 1998Date of Patent: December 12, 2000Assignee: ASM America, Inc.Inventors: Paul R. Carr, Paul T. Jacobson, James F. Kusbel, James S. Roundy, Ravinder K. Aggarwal, Ivo Raaijmakers
-
Patent number: 5091217Abstract: Each of a plurality of individually heated circularly located susceptors supports and heats one of a plurality of wafers within a processing chamber. An overhead gas dispersion head, vertically aligned with each susceptor, directs, in combination with downstream flow control structure, flow of a reactant gas radially uniformly across the supported wafer. A spider sequentially relocates each of the wafers, as a group, to an adjacent susceptor. Wafer handling apparatus replaces each processed wafer to provide a high production rate throughput. A source of RF energy radiating essentially primarily between each gas dispersion head and its associated susceptor provides a plasma enhanced environment and the low level intensity elsewhere within the reactor reduces residual deposits.Type: GrantFiled: September 25, 1990Date of Patent: February 25, 1992Assignee: Advanced Semiconductor Materials, Inc.Inventors: H. Peter W. Hey, William A. Mazak, Ravinder K. Aggarwal, John H. Curtin, Paul B. Brown, Joe R. Smith
-
Patent number: 4987856Abstract: Each of a plurality of individually heated circularly located susceptors supports and heats one of a plurality of wafers within a processing chamber. An overhead gas dispersion head, vertically aligned with each susceptor, directs, in combination with downstream flow control structure, flow of a reactant gas radially uniformly across the supported wafer. A spider sequentially relocates each of the wafers, as a group, to an adjacent susceptor. Wafer handling apparatus replaces each processed wafer to provide a high production rate throughput. A source of RF energy radiating essentially primarily between each gas dispersion head and its associated susceptor provides a plasma enhanced environment and the low level intensity elsewhere within the reactor reduces residual deposits.Type: GrantFiled: May 22, 1989Date of Patent: January 29, 1991Assignee: Advanced Semiconductor Materials America, Inc.Inventors: H. Peter W. Hey, William A. Mazak, Ravinder K. Aggarwal, John H. Curtin