Patents by Inventor Reed P. Tidwell
Reed P. Tidwell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11736268Abstract: Clock recovery from a serial data signal involves using a serializer/deserializer (SERDES) to produce a clock signal which periodically alternates between high and low output clock values. These high and low clock values are generated by outputting for each clock period a series of N digital bits including a plurality of low-level bits to form each low output clock value and a plurality of high-level bits to form each high output clock value. A sync pulse obtained from a sync word present in each frame of the serial data signal is used to periodically determine a frequency error of the clock signal. The frequency error is used as a basis to change a phase of the adjusted clock signal responsive to the frequency error.Type: GrantFiled: November 4, 2021Date of Patent: August 22, 2023Assignee: L3HARRIS TECHNOLOGIES, INC.Inventors: L. Carl Christensen, Reed P. Tidwell
-
Publication number: 20230134827Abstract: Clock recovery from a serial data signal involves using a serializer/deserializer (SERDES) to produce a clock signal which periodically alternates between high and low output clock values. These high and low clock values are generated by outputting for each clock period a series of N digital bits including a plurality of low-level bits to form each low output clock value and a plurality of high-level bits to form each high output clock value. A sync pulse obtained from a sync word present in each frame of the serial data signal is used to periodically determine a frequency error of the clock signal. The frequency error is used as a basis to change a phase of the adjusted clock signal responsive to the frequency error.Type: ApplicationFiled: November 4, 2021Publication date: May 4, 2023Inventors: L. Carl Christensen, Reed P. Tidwell
-
Patent number: 11626969Abstract: Clock recovery from a serial data signal involves using a serializer/deserializer (SERDES) to produce a clock signal which periodically alternates between high and low output clock values. These high and low clock values are generated by outputting for each clock period a series of N digital bits including a plurality of low-level bits to form each low output clock value and a plurality of high-level bits to form each high output clock value. A sync pulse obtained from a sync word present in each frame of the serial data signal is used to periodically determine a frequency error of the clock signal. The frequency error is used as a basis to change a phase of the adjusted clock signal responsive to the frequency error.Type: GrantFiled: November 4, 2021Date of Patent: April 11, 2023Assignee: L3HARRIS TECHNOLOGIES, INC.Inventors: L. Carl Christensen, Reed P. Tidwell
-
Patent number: 10684794Abstract: In a memory system having a storage controller and a plurality of distinct sets of non-volatile memory devices, each respective channel controller of a plurality of channel controllers, each channel controller corresponding to a distinct set of the plurality of distinct sets of non-volatile memory devices, determines a backlog of the respective channel controller in accordance with pending commands in one or more command queues, receives power credits allocated by the storage controller, based at least in part on the backlog of the respective channel controller, and while executing commands in the one or more command queues, limits execution of said commands in accordance with the received power credits. For example, limiting execution includes deferring execution of a respective command in accordance with a determination that executing the respective command would require power credits in excess of power credits available in the respective channel controller.Type: GrantFiled: July 12, 2017Date of Patent: June 16, 2020Assignee: SanDisk Technologies LLCInventors: Reed P. Tidwell, Steven T. Sprouse, Satish B. Vasudeva, James M. Higgins, Jonathan Q. Tu
-
Patent number: 10514748Abstract: Systems, methods, and apparatus are provided that can reduce power consumption of memory controllers in response to memory command backlog in various situations. A data storage device includes a plurality of sets of non-volatile memory (NVM) devices, a central controller, and a plurality of channel controllers. Each channel controller is coupled to a distinct set of the plurality of sets of NVM devices. Each channel controller includes a command queue configured to store pending memory commands and provide backlog information. The central controller is configured to receive the backlog information of the command queues of the plurality of channel controllers, and adjust a clock frequency of the central controller and one or more clock frequencies of the plurality of channel controllers based on the backlog information such that the pending memory commands in each of the command queues are below a predetermined threshold level.Type: GrantFiled: September 27, 2017Date of Patent: December 24, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Reed P. Tidwell, Yoav Weinberg, Daniel Tuers, Matthew Davidson, Eran Erez
-
Patent number: 10509591Abstract: In a memory system having a storage controller and a plurality of distinct sets of non-volatile memory devices, each respective channel controller of a plurality of channel controllers, each channel controller corresponding to a distinct set of the plurality of distinct sets of non-volatile memory devices, receives power credits allocated by the storage controller, including an average power credit and a peak power credit; and while executing commands in the one or more command queues, limits execution of said commands in accordance with the received average power credit and the received peak power credit. In some embodiments, a total number of average power credits allocated by the storage controller is variable and a total number of peak power credits allocated by the storage controller is fixed.Type: GrantFiled: July 12, 2017Date of Patent: December 17, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Reed P. Tidwell, Steven T. Sprouse, Satish B. Vasudeva, James M. Higgins, Jonathan Q. Tu
-
Publication number: 20190094938Abstract: Systems, methods, and apparatus are provided that can reduce power consumption of memory controllers in response to memory command backlog in various situations. A data storage device includes a plurality of sets of non-volatile memory (NVM) devices, a central controller, and a plurality of channel controllers. Each channel controller is coupled to a distinct set of the plurality of sets of NVM devices. Each channel controller includes a command queue configured to store pending memory commands and provide backlog information. The central controller is configured to receive the backlog information of the command queues of the plurality of channel controllers, and adjust a clock frequency of the central controller and one or more clock frequencies of the plurality of channel controllers based on the backlog information such that the pending memory commands in each of the command queues are below a predetermined threshold level.Type: ApplicationFiled: September 27, 2017Publication date: March 28, 2019Inventors: Reed P. Tidwell, Yoav Weinberg, Daniel Tuers, Matthew Davidson, Eran Erez
-
Publication number: 20180335978Abstract: In a memory system having a storage controller and a plurality of distinct sets of non-volatile memory devices, each respective channel controller of a plurality of channel controllers, each channel controller corresponding to a distinct set of the plurality of distinct sets of non-volatile memory devices, receives power credits allocated by the storage controller, including an average power credit and a peak power credit; and while executing commands in the one or more command queues, limits execution of said commands in accordance with the received average power credit and the received peak power credit. In some embodiments, a total number of average power credits allocated by the storage controller is variable and a total number of peak power credits allocated by the storage controller is fixed.Type: ApplicationFiled: July 12, 2017Publication date: November 22, 2018Inventors: Reed P. Tidwell, Steven T. Sprouse, Satish B. Vasudeva, James M. Higgins, Jonathan Q. Tu
-
Publication number: 20180335977Abstract: In a memory system having a storage controller and a plurality of distinct sets of non-volatile memory devices, each respective channel controller of a plurality of channel controllers, each channel controller corresponding to a distinct set of the plurality of distinct sets of non-volatile memory devices, determines a backlog of the respective channel controller in accordance with pending commands in one or more command queues, receives power credits allocated by the storage controller, based at least in part on the backlog of the respective channel controller, and while executing commands in the one or more command queues, limits execution of said commands in accordance with the received power credits. For example, limiting execution includes deferring execution of a respective command in accordance with a determination that executing the respective command would require power credits in excess of power credits available in the respective channel controller.Type: ApplicationFiled: July 12, 2017Publication date: November 22, 2018Inventors: Reed P. Tidwell, Steven T. Sprouse, Satish B. Vasudeva, James M. Higgins, Jonathan Q. Tu
-
Patent number: 9753522Abstract: A pipeline system may adjust clock rates of variable-rate clock signals sent to different processing circuit blocks in a pipeline based on their respective, individual input and output buffer fill levels and processor busy statuses. Variable-rate clock generation circuitry may generate the variable-rate clock signals based on a common clock signal. Additionally, the variable-rate clock generation circuitry may set or adjust the rates of variable-rate clock signals linearly in evenly-spaced increments and decrements.Type: GrantFiled: March 2, 2015Date of Patent: September 5, 2017Assignee: SanDisk Technologies LLCInventor: Reed P. Tidwell
-
Patent number: 9467150Abstract: A pipeline system may adjust clock rates of variable-rate clock signals sent to different processing circuit blocks in a pipeline based on their respective, individual input and output buffer fill levels and processor busy statuses. Variable-rate clock generation circuitry may generate the variable-rate clock signals based on a common clock signal. Additionally, the variable-rate clock generation circuity may set or adjust the rates of variable-rate clock signals linearly in evenly-spaced increments and decrements.Type: GrantFiled: March 2, 2015Date of Patent: October 11, 2016Assignee: SanDisk Technologies LLCInventor: Reed P. Tidwell
-
Publication number: 20160261251Abstract: A pipeline system may adjust clock rates of variable-rate clock signals sent to different processing circuit blocks in a pipeline based on their respective, individual input and output buffer fill levels and processor busy statuses. Variable-rate clock generation circuitry may generate the variable-rate clock signals based on a common clock signal. Additionally, the variable-rate clock generation circuitry may set or adjust the rates of variable-rate clock signals linearly in evenly-spaced increments and decrements.Type: ApplicationFiled: March 2, 2015Publication date: September 8, 2016Inventor: Reed P. Tidwell
-
Publication number: 20160261274Abstract: A pipeline system may adjust clock rates of variable-rate clock signals sent to different processing circuit blocks in a pipeline based on their respective, individual input and output buffer fill levels and processor busy statuses. Variable-rate clock generation circuitry may generate the variable-rate clock signals based on a common clock signal. Additionally, the variable-rate clock generation circuitry may set or adjust the rates of variable-rate clock signals linearly in evenly-spaced increments and decrements.Type: ApplicationFiled: March 2, 2015Publication date: September 8, 2016Inventor: Reed P. Tidwell
-
Publication number: 20160259391Abstract: A pipeline system may adjust clock rates of variable-rate clock signals sent to different processing circuit blocks in a pipeline based on their respective, individual input and output buffer fill levels and processor busy statuses. Variable-rate clock generation circuitry may generate the variable-rate clock signals based on a common clock signal. Additionally, the variable-rate clock generation circuitry may set or adjust the rates of variable-rate clock signals linearly in evenly-spaced increments and decrements.Type: ApplicationFiled: March 2, 2015Publication date: September 8, 2016Inventor: Reed P. Tidwell
-
Patent number: 9317895Abstract: In an apparatus for digital image processing, a mapper is coupled to receive destination pixel information in terms of a source pixel space, and to provide a 2-dimensional filter kernel with source pixels for the destination pixel information. An oversampled filter includes predetermined coefficients. A filter coefficient module is configured to select phase coefficients from the predetermined coefficients stored in the oversampled filter based on proximity to the source pixels in the filter kernel, and coupled to provide a filter coefficient for each of the source pixels in the filter kernel. A convolution module is coupled to receive the source pixels and the filter coefficients, and to provide a convolution result. The convolution module is configured to apply the filter coefficients to the source pixels in a convolution to provide the convolution result. A normalization module is configured to normalize either the convolution result or the filter coefficients.Type: GrantFiled: August 9, 2012Date of Patent: April 19, 2016Assignee: XILINX, INC.Inventor: Reed P. Tidwell
-
Patent number: 8990748Abstract: In one approach for improving timing in an electronic circuit design having a finite state machine (FSM), control bit logic is generated based on next state logic of the FSM that generates current state bits of the FSM. The control bit logic and a control state bit are added to operate in parallel with the next state logic and the current state bit registers, and the output signal from the control bit register replaces selected logic in logic downstream from the FSM and current state bit registers. If a worst case delay is improved with the design having the control bit logic and control state bit, the modified circuit design is saved for evaluating other possible timing improvements. Otherwise, the modification is discarded.Type: GrantFiled: March 18, 2014Date of Patent: March 24, 2015Assignee: Xilinx, Inc.Inventor: Reed P. Tidwell
-
Patent number: 8082462Abstract: An embodiment of the invention relates to a clock signal generator and a related method to produce a clock signal that is a rational but non-integer submultiple of a reference clock signal by employing a dithered pulse signal and a fractional phase signal. The rational submultiple includes an integer part and a fractional part, the fractional part including a numerator and a denominator. A dithered pulse generator is configured to produce the dithered pulse signal from a count of the reference clock signal that is reset dependent on the integer part, and a fractional phase signal from a count that is incremented by the numerator and that is reset dependent on the denominator. A phase controller is configured to delay the dithered pulse with a delay proportional to the fractional phase to produce the output clock signal. The delay may be calibrated by internal logic.Type: GrantFiled: November 13, 2008Date of Patent: December 20, 2011Assignee: Xilinx, Inc.Inventor: Reed P. Tidwell
-
Patent number: 7091980Abstract: A method for communicating digital display data and associated auxiliary processing data from a frame buffer to a post processor. The method includes storing the display data and the auxiliary processing data in the frame buffer, forming video scan lines from the frame buffer by handling both the display data and the auxiliary processing data as video data, and transferring the video scan lines over a digital video interface to a post-processor.Type: GrantFiled: August 28, 2003Date of Patent: August 15, 2006Assignee: Evans & Sutherland Computer CorporationInventor: Reed P. Tidwell
-
Patent number: 6956582Abstract: A method for is provided for antialiasing a computer graphics image using filtering. The method comprises the steps of defining a plurality of regions having samples from pixels in the computer graphics image, where the regions are associated with a pixel of interest and adjacent pixels to form an antialiasing filter. Another step is determining a contrast for each region. A further step is blending the regions that form the filter based on the contrast for each region.Type: GrantFiled: August 16, 2002Date of Patent: October 18, 2005Assignee: Evans & Sutherland Computer CorporationInventor: Reed P. Tidwell
-
Patent number: 6760036Abstract: A method for extending the data width of a graphics processing channel in a computer graphics system. The method includes the first step of providing a plurality of graphics processing channels having pre-defined output data widths or capacities. The next step is combining at least a portion of an output from at least two of the plurality of graphics processing channels. Another step is defining at least one extended graphics processing channel with an extended data width. The extended graphics processing channel is formed with output portions from the plurality of graphics processing channels.Type: GrantFiled: June 27, 2001Date of Patent: July 6, 2004Assignee: Evans & Sutherland Computer CorporationInventor: Reed P. Tidwell