Patents by Inventor Reinhard J. Stengl
Reinhard J. Stengl has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6383864Abstract: A memory cell, which includes a transistor and a capacitor, for use in a DRAM uses a silicon-filled vertical trench as the capacitor and a vertical transistor superposed over the vertical trench in a silicon chip. An epitaxial layer is formed at the top of the fill in the trench to impart seed information to the primarily polysilicon silicon fill in the trench. A polysilicon layer is deposited over the top surface of the chip, is apertured over the top of the trench, and has its sidewalls oxidized. The opening is then refilled with epitaxial silicon in which there is created in operation an inversion layer that serves as the channel of the transistor, and the deposited polysilicon layer serves as the word line. Another silicon layer is deposited over the epitaxial layer to serve as the bit line. The source/drain regions of the transistor are formed at the merger of the deposited layer with the fill in the trench and the merger with the polysilicon layer that serves as the bit line.Type: GrantFiled: September 30, 1997Date of Patent: May 7, 2002Assignee: Siemens AktiengesellschaftInventors: Gerd Scheller, Martin Gall, Reinhard J. Stengl
-
Publication number: 20020001900Abstract: A memory cell, which includes a transistor and a capacitor, for use in a DRAM uses a silicon-filled vertical trench as the capacitor and a vertical transistor superposed over the vertical trench in a silicon chip. An epitaxial layer is formed at the top of the fill in the trench to impart seed information to the primarily polysilicon silicon fill in the trench. A polysilicon layer is deposited over the top surface of the chip, is apertured over the top of the trench, and has its sidewalls oxidized. The opening is then refilled with epitaxial silicon in which there is created in operation an inversion layer that serves as the channel of the transistor, and the deposited polysilicon layer serves as the word line. Another silicon layer is deposited over the epitaxial layer to serve as the bit line. The source/drain regions of the transistor are formed at the merger of the deposited layer with the fill in the trench and the merger with the polysilicon layer that serves as the bit line.Type: ApplicationFiled: September 30, 1997Publication date: January 3, 2002Inventors: GERD SCHELLER, MARTIN GALL, REINHARD J. STENGL
-
Patent number: 5893735Abstract: Method for forming three-dimensional device structures comprising a second device having sub-groundrule features formed over a first device is disclosed. A layer having a single crystalline top surface is formed above the first device to provide the base for forming the active area of the second device. the sub-groundrule feature is formed using mandrel and spacers.Type: GrantFiled: November 1, 1996Date of Patent: April 13, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Reinhard J. Stengl, Erwin Hammerl, Jack A. Mandelman, Herbert L. Ho, Radhika Srinivasan, Alvin P. Short, Bernhard Poschenrieder
-
Patent number: 5804499Abstract: A process which prevents abnormal WSi.sub.x oxidation during subsequent LPCVD insulator deposition and gate sidewall oxidation, uses an in-situ deposition of a thin amorphous silicon layer on top of the tungsten silicide as well as the deposition of an amorphous spacer after gate stack patterning, respectively.Type: GrantFiled: May 3, 1996Date of Patent: September 8, 1998Assignee: Siemens AktiengesellschaftInventors: Christine Dehm, Reinhard J. Stengl, Hans-Joerg Timme
-
Patent number: 5792685Abstract: Method for forming three-dimensional device structures comprising a second device formed over a first device is disclosed. A layer having a single crystalline top surface is formed above the first device to provide the base for forming the active area of the second device.Type: GrantFiled: June 21, 1996Date of Patent: August 11, 1998Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Erwin Hammerl, Jack A. Mandelman, Bernhard Poschenrieder, Alvin P. Short, Radhika Srinivasan, Reinhard J. Stengl, Herbert L. Ho
-
Patent number: 5674769Abstract: A method of fabricating sub-GR gates in a deep trench DRAM cell. The method comprises depositing, removing, and selectively etching a plurality of layers which include sacrificial spacers, liners, masking, and resist layers of both semiconducting and non-semiconducting materials on a semiconductor substrate according to specific process flows designed to circumvent the problems associated with prior art sub-GR processes. The method represents an improvement on standard gate conductor processes and provides a device which achieves an up to now unachieved decoupling of channel doping and junction doping.Type: GrantFiled: June 14, 1996Date of Patent: October 7, 1997Assignee: Siemens AktiengesellschaftInventors: Johann Alsmeier, Christine Dehm, Erwin Hammerl, Reinhard J. Stengl
-
Patent number: 5663107Abstract: A method for globally planarizing an integrated circuit device wafer having a plurality of structures disposed on a surface thereof, the structures forming up and down features on the wafer's surface. The method involves depositing a fill layer over the surface of the wafer to cover the structures. Next, an etch mask layer is deposited over the fill layer. After the etch mask layer is fabricated, openings are formed in the etch mask layer to expose areas of the fill layer that are to be subsequently etched. This is accomplished in the first embodiment of the invention by creating self aligned openings in the etch mask layer using CMP if the gaps between the structures are only partially filled. If the gaps between the structures are completely filled, openings in the etch mask layer can be provided by patterning the etch mask layer using lithography and performing an optional spacer deposition and etching step as described in a second embodiment of the invention.Type: GrantFiled: December 22, 1994Date of Patent: September 2, 1997Assignee: Siemens AktiengesellschaftInventors: Matthias L. Peschke, Reinhard J. Stengl
-
Patent number: 5627092Abstract: A deep trench DRAM cell is formed on a silicon on isolator (SOI) substrate, with a buried strap formed by outdiffusion of dopant in associated trench node material, for providing an electrical connection between the trench node and the active area of a MOS transfer gate formed in the substrate adjacent the trench in an uppermost portion of the substrate.Type: GrantFiled: September 26, 1994Date of Patent: May 6, 1997Assignee: Siemens AktiengesellschaftInventors: Johann Alsmeier, Reinhard J. Stengl
-
Patent number: 5543348Abstract: A method of forming a coupled capacitor and transistor is provided. A trench is formed in a semiconductor substrate and an impurity-doped first conductive region is then formed by filling the trench with an impurity-doped first conductive material. The impurity-doped first conductive region is etched back to a first level within the trench. An insulating layer is then formed on a sidewall of the portion of the trench opened by the etching back of the impurity-doped first conductive region and a second conductive region is formed by filling the remainder of the trench with a second conductive material. The insulating layer and the second conductive region are etched back to a second level within the trench and an amorphous silicon layer is formed in the portion of the trench opened by the etching back of the insulating layer and the second conductive region. The undoped amorphous silicon layer is etched back to a third a level within the trench. The undoped amorphous silicon layer is then recrystallized.Type: GrantFiled: March 29, 1995Date of Patent: August 6, 1996Assignees: Kabushiki Kaisha Toshiba, Siemens Aktiengesellschaft, International Business Machines Corp.Inventors: Erwin Hammerl, Jack A. Mandelman, Herbert L. Ho, Junichi Shiozawa, Reinhard J. Stengl
-
Patent number: 4883215Abstract: A method for bubble-free bonding of silicon wafers to silicon wafers or silicon wafers to quartz wafers either outside or inside a Clean Room. The method includes the steps of positioning wafers in closely spaced-apart and parallel relationship to each other in a rack or the like with mirror-polished surfaces of the wafers facing each other, cleansing the mirror-polished surfaces with a hydrophilization cleansing solution, flushing the cleansing solution from the mirror-polished surfaces of the wafers with deionized water, drying the wafers in a spin-dryer, and moving the wafers together so that contact occurs between opposing mirror-polished surfaces of the wafers and bonding occurs.Type: GrantFiled: December 19, 1988Date of Patent: November 28, 1989Assignee: Duke UniversityInventors: Ulrich M. Goesele, Reinhard J. Stengl