Abstract: An error amplifier circuit receives first and second input signals and provides an error amplifier output signal indicative of the difference between the first and second input signals. The error amplifier circuit implements a proportional-integrator-differentiator (PID) circuit having a differential input signal path and including a proportional amplifier circuit, an integrator amplifier circuit, and a differentiator amplifier circuit. The differentiator amplifier circuit receives an AC coupled input signal. The error amplifier circuit sums the output from the proportional amplifier circuit, the integrator amplifier circuit and the differentiator amplifier circuit to provide the error amplifier output signal where the error amplifier output signal is referenced to a first bias voltage.

Abstract: An error amplifier circuit receives first and second input signals and provides an error amplifier output signal indicative of the difference between the first and second input signals. The error amplifier circuit implements a proportional-integrator-differentiator (PID) circuit having a differential input signal path and including a proportional amplifier circuit, an integrator amplifier circuit, and a differentiator amplifier circuit. The differentiator amplifier circuit receives an AC coupled input signal. The error amplifier circuit sums the output from the proportional amplifier circuit, the integrator amplifier circuit and the differentiator amplifier circuit to provide the error amplifier output signal where the error amplifier output signal is referenced to a first bias voltage.

Abstract: An error amplifier circuit receives first and second input signals and provides an error amplifier output signal indicative of the difference between the first and second input signals. The error amplifier circuit implements a proportional-integrator-differentiator (PID) circuit having a differential input signal path and including a proportional amplifier circuit, an integrator amplifier circuit, and a differentiator amplifier circuit. The differentiator amplifier circuit receives an AC coupled input signal. The error amplifier circuit sums the output from the proportional amplifier circuit, the integrator amplifier circuit and the differentiator amplifier circuit to provide the error amplifier output signal where the error amplifier output signal is referenced to a first bias voltage.

Abstract: An error amplifier circuit receives first and second input signals and provides an error amplifier output signal indicative of the difference between the first and second input signals. The error amplifier circuit implements a proportional-integrator-differentiator (PID) circuit having a differential input signal path and including a proportional amplifier circuit, an integrator amplifier circuit, and a differentiator amplifier circuit. The differentiator amplifier circuit receives an AC coupled input signal. The error amplifier circuit sums the output from the proportional amplifier circuit, the integrator amplifier circuit and the differentiator amplifier circuit to provide the error amplifier output signal where the error amplifier output signal is referenced to a first bias voltage.

Abstract: A voltage-controlled oscillator (VCO) generates a clock signal in response to an input feedback signal by applying tuning to a control loop error signal related to the input feedback signal and generating the clock signal using a voltage ramp signal that is ground referenced. The VCO includes an input tuning circuit applying tuning to a difference signal to generate a tuned voltage signal, a comparator to compare the tuned voltage signal to the ground-based ramp signal, an one-shot circuit to generate an one-shot signal pulse in response to the ramp signal increasing to the tuned voltage signal. The one-shot signal pulse is the clock signal and is also used to reset the ramp signal. In some embodiments, the voltage-controlled oscillator of the present disclosure is incorporated in a current mode hysteretic modulator.

Abstract: A circuit for providing temperature compensation to a sense signal having a first temperature coefficient includes a temperature compensation circuit receiving a temperature sense signal indicative of a temperature associated with the sense signal where the temperature compensation circuit is digitally configurable by at least one digital signal to generate a compensating impedance signal having a second temperature coefficient. The compensating impedance signal provides an impedance value in response to the temperature sense signal. The compensating impedance signal is applied to modify the sense signal to provide a modified sense signal having substantially zero temperature coefficient over a first frequency range. The circuit further includes an amplifier circuit receiving the modified sense signal and generating an output signal indicative of the sense signal where the output signal has substantially zero temperature coefficient over the first frequency range.

Abstract: In an embodiment, an amplifier includes first, second, and third stages, and a feedback network. The first stage has a first passband and is configured to generate a first output signal in response to first and second input signals, and the second stage has a second passband that is higher in frequency than the first passband and is configured to generate a second output signal in response to third and fourth input signals. The third stage has a first input node coupled to receive the first output signal, a second input node coupled to receive the second output signal, and an output node. And the feedback network is coupled between the second input node and the output node of the third stage. For example, where the first, second, and third stages are respective operational-transconductance-amplifier stages, such an amplifier may be suitable for low-power applications.

Abstract: In an embodiment, an amplifier includes first, second, and third stages, and a feedback network. The first stage has a first passband and is configured to generate a first output signal in response to first and second input signals, and the second stage has a second passband that is higher in frequency than the first passband and is configured to generate a second output signal in response to third and fourth input signals. The third stage has a first input node coupled to receive the first output signal, a second input node coupled to receive the second output signal, and an output node. And the feedback network is coupled between the second input node and the output node of the third stage. For example, where the first, second, and third stages are respective operational-transconductance-amplifier stages, such an amplifier may be suitable for low-power applications.

Abstract: In an embodiment, an amplifier includes first, second, and third stages, and a feedback network. The first stage has a first passband and is configured to generate a first output signal in response to first and second input signals, and the second stage has a second passband that is higher in frequency than the first passband and is configured to generate a second output signal in response to third and fourth input signals. The third stage has a first input node coupled to receive the first output signal, a second input node coupled to receive the second output signal, and an output node. And the feedback network is coupled between the second input node and the output node of the third stage. For example, where the first, second, and third stages are respective operational-transconductance-amplifier stages, such an amplifier may be suitable for low-power applications.

Abstract: In an embodiment, an amplifier includes first, second, and third stages, and a feedback network. The first stage has a first passband and is configured to generate a first output signal in response to first and second input signals, and the second stage has a second passband that is higher in frequency than the first passband and is configured to generate a second output signal in response to third and fourth input signals. The third stage has a first input node coupled to receive the first output signal, a second input node coupled to receive the second output signal, and an output node. And the feedback network is coupled between the second input node and the output node of the third stage. For example, where the first, second, and third stages are respective operational-transconductance-amplifier stages, such an amplifier may be suitable for low-power applications.

Abstract: A voltage regulator improves its transient adjustment response by amplifying error in its regulation feedback control path, including any droop-related error. Amplifying the error speeds up the voltage regulator's response to load changes and droop control adjustments by exaggerating the feedback error. Thus, in at least one embodiment, a droop control circuit imparts a droop-related offset between an output feedback signal and a reference signal responsive to a droop adjustment signal, and a response-enhancing amplifier circuit amplifies that offset for input to an error sensing circuit of a regulation control circuit. The gain and frequency response of the response-enhancing amplifier circuit may be set as a function one or more regulation stability criteria, and the response-enhancing method may be adapted to a variety of voltage regulator topologies. Such topologies include, but are not limited to, PWM regulators and hysteretic regulators.

Abstract: A voltage regulator improves its transient adjustment response by amplifying error in its regulation feedback control path, including any droop-related error. Amplifying the error speeds up the voltage regulator's response to load changes and droop control adjustments by exaggerating the feedback error. Thus, in at least one embodiment, a droop control circuit imparts a droop-related offset between an output feedback signal and a reference signal responsive to a droop adjustment signal, and a response-enhancing amplifier circuit amplifies that offset for input to an error sensing circuit of a regulation control circuit. The gain and frequency response of the response-enhancing amplifier circuit may be set as a function one or more regulation stability criteria, and the response-enhancing method may be adapted to a variety of voltage regulator topologies. Such topologies include, but are not limited to, PWM regulators and hysteretic regulators.