Patents by Inventor Richard D. Holscher
Richard D. Holscher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7821142Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of a fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: GrantFiled: June 24, 2008Date of Patent: October 26, 2010Assignee: Micron Technology, Inc.Inventors: Richard D. Holscher, Ardavan Niroomand
-
Patent number: 7799491Abstract: A method and apparatus are disclosed which provide a color filter array for an imaging device in which the filters of the array are accurately positioned through the use of a patterned mask layer used to form filters for one color of the array. Additionally or alternatively, the color filter array can have a light blocking spacer to block light from being transmitted between color filters and/or to a peripheral circuitry region.Type: GrantFiled: April 7, 2006Date of Patent: September 21, 2010Assignee: Aptina Imaging Corp.Inventor: Richard D. Holscher, Jr.
-
Patent number: 7538036Abstract: A patterned mask can be formed as follows. A first patterned photoresist is formed over a masking layer and utilized during a first etch into the masking layer. The first etch extends to a depth in the masking layer that is less than entirely through the masking layer. A second patterned photoresist is subsequently formed over the masking layer and utilized during a second etch into the masking layer. The combined first and second etches form openings extending entirely through the masking layer and thus form the masking layer into the patterned mask. The patterned mask can be utilized to form a pattern in a substrate underlying the mask. The pattern formed in the substrate can correspond to an array of capacitor container openings. Capacitor structure can be formed within the openings. The capacitor structures can be incorporated within a DRAM array.Type: GrantFiled: August 31, 2005Date of Patent: May 26, 2009Assignee: Micron Technology, Inc.Inventors: Brett W. Busch, Luan C. Tran, Ardavan Niroomand, Fred D. Fishburn, Yoshiki Hishiro, Ulrich C. Boettiger, Richard D. Holscher
-
Publication number: 20080251951Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of a fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: ApplicationFiled: June 24, 2008Publication date: October 16, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Richard D. Holscher, Ardavan Niroomand
-
Publication number: 20080204580Abstract: A method and apparatus that provide a color filter array for use in an imaging device and/or system. The color filter array contains a stopping layer located at least on selected color filters. The stopping layer allows a planarization process step, such as a chemical mechanical planarization process step, to be carried out during the formation of the color filter array. The color filter array so formed can have a planarized surface thereon so that microlenses and/or passivation and oxide layer(s) can be directly formed on such planarized surface of the color filter array.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Applicant: MICRON TECHNOLOGY, INC.Inventor: Richard D. Holscher
-
Patent number: 7408265Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of a fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: GrantFiled: July 22, 2004Date of Patent: August 5, 2008Assignee: Micron Technology, Inc.Inventors: Richard D. Holscher, Ardavan Niroomand
-
Patent number: 7321149Abstract: A patterned mask can be formed as follows. A first patterned photoresist is formed over a masking layer and utilized during a first etch into the masking layer. The first etch extends to a depth in the masking layer that is less than entirely through the masking layer. A second patterned photoresist is subsequently formed over the masking layer and utilized during a second etch into the masking layer. The combined first and second etches form openings extending entirely through the masking layer and thus form the masking layer into the patterned mask. The patterned mask can be utilized to form a pattern in a substrate underlying the mask. The pattern formed in the substrate can correspond to an array of capacitor container openings. Capacitor structure can be formed within the openings. The capacitor structures can be incorporated within a DRAM array.Type: GrantFiled: July 22, 2005Date of Patent: January 22, 2008Assignee: Micron Technology, Inc.Inventors: Brett W. Busch, Luan C. Tran, Ardavan Niroomand, Fred D. Fishburn, Richard D. Holscher
-
Patent number: 7153778Abstract: A patterned mask can be formed as follows. A first patterned photoresist is formed over a masking layer and utilized during a first etch into the masking layer. The first etch extends to a depth in the masking layer that is less than entirely through the masking layer. A second patterned photoresist is subsequently formed over the masking layer and utilized during a second etch into the masking layer. The combined first and second etches form openings extending entirely through the masking layer and thus form the masking layer into the patterned mask. The patterned mask can be utilized to form a pattern in a substrate underlying the mask. The pattern formed in the substrate can correspond to an array of capacitor container openings. Capacitor structure can be formed within the openings. The capacitor structures can be incorporated within a DRAM array.Type: GrantFiled: February 20, 2004Date of Patent: December 26, 2006Assignee: Micron Technology, Inc.Inventors: Brett W. Busch, Luan C. Tran, Ardavan Niroomand, Fred D. Fishburn, Yoshiki Hishiro, Ulrich C. Boettiger, Richard D. Holscher
-
Publication number: 20040259320Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of the fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: ApplicationFiled: July 22, 2004Publication date: December 23, 2004Inventors: Richard D. Holscher, Ardavan Niroomand
-
Patent number: 6815308Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of the fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: GrantFiled: August 15, 2002Date of Patent: November 9, 2004Assignee: Micron Technology, Inc.Inventors: Richard D. Holscher, Niroomand Ardavan
-
Patent number: 6812129Abstract: An apparatus, system and method for fabricating a wafer utilizing a dual damascene process are described. A wafer-in-process, having conductive plugs within a first dielectric layer, a hard mask over the first dielectric layer, vias in a second dielectric layer which overlies the hard mask, and a photoresist material within the vias is further processed by a photolithographic device having transparent portions and radiant energy inhibiting portions. The photolithographic device is registered to the wafer-in-process to prevent radiant energy from being directly transmitted into the photoresist material overlaying the vias. This prevents the exposure of a portion of the photoresist material at a lower portion of the vias, thus protecting the hard mask layer and/or the conductive plugs from damage during a subsequent etching process. The exposed photoresist material is then removed.Type: GrantFiled: August 8, 2003Date of Patent: November 2, 2004Assignee: Micron Technology, Inc.Inventor: Richard D. Holscher
-
Patent number: 6768213Abstract: A method and system for protecting global alignment marks during the fabrication of wafers are described. A semiconductor wafer-in-process includes a substrate having one or more global alignment sites, each site having an alignment mark. A photoresist material is deposited over the wafer-in-process, including over the alignment marks. A stepper or other suitable device exposes full field images over the entire wafer-in-process, thus exposing a portion of the photoresist material covering the alignment marks which is developed. A globule of protective material is deposited over the patterned photoresist over the alignment marks, thus protecting them during a subsequent etching step. The globule of protective material can also be deposited over a portion of any other adjacent structures which need protection during etching.Type: GrantFiled: November 28, 2001Date of Patent: July 27, 2004Assignee: Micron Technology, Inc.Inventors: Richard D. Holscher, Ziad R. Hatab, David Q. Wright
-
Patent number: 6756167Abstract: A method of designing an alignment target system to minimize lens aberrations is disclosed. A first layer alignment target's pitch is selected based on the minimum feature size of the circuit. The second layer alignment target's pitch is selected based on the diffraction pattern of the first layer's target and the illumination settings of the second layer. Displacement errors are minimized when the second layer target's 1st diffraction order overlaps the first layer target's 0th diffraction order.Type: GrantFiled: December 19, 2002Date of Patent: June 29, 2004Assignee: Micron Technology, Inc.Inventors: Pary Baluswamy, Richard D. Holscher
-
Publication number: 20040038539Abstract: An apparatus, system and method for fabricating a wafer utilizing a dual damascene process are described. A wafer-in-process, having conductive plugs within a first dielectric layer, a hard mask over the first dielectric layer, vias in a second dielectric layer which overlies the hard mask, and a photoresist material within the vias is further processed by a photolithographic device having transparent portions and radiant energy inhibiting portions. The photolithographic device is registered to the wafer-in-process to prevent radiant energy from being directly transmitted into the photoresist material overlaying the vias. This prevents the exposure of a portion of the photoresist material at a lower portion of the vias, thus protecting the hard mask layer and/or the conductive plugs from damage during a subsequent etching process. The exposed photoresist material is then removed.Type: ApplicationFiled: August 8, 2003Publication date: February 26, 2004Inventor: Richard D. Holscher
-
Publication number: 20040032031Abstract: An alignment mark mask element protects an underlying alignment mark during subsequent processing of the fabrication substrate. The alignment mark mask element is formed concurrent with formation of a photomask from a dual-tone photoresist that exhibits a pattern reversal upon exposure to an energy level. A portion of the dual-tone photoresist above the alignment mark is exposed to an energy sufficient to reverse a positive tone resist to a negative tone, which remains above the alignment mark after developing. The remainder of the dual-tone photoresist is exposed through a reticle at a lesser energy level and patterned to define aperture locations of a photomask for formation of semiconductor device features. In addition, a photomask for use on a fabrication substrate and an intermediate semiconductor device are disclosed. Methods of forming a photomask and an intermediate semiconductor device structure are also disclosed.Type: ApplicationFiled: August 15, 2002Publication date: February 19, 2004Inventors: Richard D. Holscher, Niroomand Ardavan
-
Patent number: 6639320Abstract: An apparatus, system and method for fabricating a wafer utilizing a dual damascene process are described. A wafer-in-process, having conductive plugs within a first dielectric layer, a hard mask over the first dielectric layer, vias in a second dielectric layer which overlies the hard mask, and a photoresist material within the vias is further processed by a photolithographic device having transparent portions and radiant energy inhibiting portions. The photolithographic device is registered to the wafer-in-process to prevent radiant energy from being directly transmitted into the photoresist material overlaying the vias. This prevents the exposure of a portion of the photoresist material at a lower portion of the vias, thus protecting the hard mask layer and/or the conductive plugs from damage during a subsequent etching process. The exposed photoresist material is then removed.Type: GrantFiled: July 24, 2001Date of Patent: October 28, 2003Assignee: Micron Technology, Inc.Inventor: Richard D. Holscher
-
Patent number: 6580493Abstract: A stepper device and method of using the stepper device in which a light source in the stepper generates an annular or multipole pattern of light having a relatively large coherency value that is used to expose inner fields of a photoresist-coated wafer. The light source generates an annular or multipole pattern of light having a relatively small coherency that is used to expose outer fields of the wafer adjacent its edge. The use of light having a relatively small coherence value to expose the outer fields of the wafer causes the exposure width of isolated features to be relatively large compared to the exposure width of dense features. As a result, after etching, the isolated features and the dense features can have the same width since etching is more effective for dense features.Type: GrantFiled: November 13, 2001Date of Patent: June 17, 2003Assignee: Micron Technology, Inc.Inventors: Richard D. Holscher, Linda K. Somerville
-
Publication number: 20030091916Abstract: A method of designing an alignment target system to minimize lens aberrations is disclosed. A first layer alignment target's pitch is selected based on the minimum feature size of the circuit. The second layer alignment target's pitch is selected based on the diffraction pattern of the first layer's target and the illumination settings of the second layer. Displacement errors are minimized when the second layer target's 1st diffraction order overlaps the first layer target's 0th diffraction order.Type: ApplicationFiled: December 19, 2002Publication date: May 15, 2003Inventors: Pary Baluswamy, Richard D. Holscher
-
Patent number: 6514643Abstract: A method of designing an alignment target system to minimize lens aberrations is disclosed. A first layer alignment target's pitch is selected based on the minimum feature size of the circuit. The second layer alignment target's pitch is selected based on the diffraction pattern of the first layer's target and the illumination settings of the second layer. Displacement errors are minimized when the second layer target's 1st diffraction order overlaps the first layer target's 0th diffraction order.Type: GrantFiled: May 10, 2002Date of Patent: February 4, 2003Assignee: Micron Technology, Inc.Inventors: Pary Baluswamy, Richard D. Holscher
-
Publication number: 20020160284Abstract: A method of designing an alignment target system to minimize lens aberrations is disclosed. A first layer alignment target's pitch is selected based on the minimum feature size of the circuit. The second layer alignment target's pitch is selected based on the diffraction pattern of the first layer's target and the illumination settings of the second layer. Displacement errors are minimized when the second layer target's 1st diffraction order overlaps the first layer target's 0th diffraction order.Type: ApplicationFiled: May 10, 2002Publication date: October 31, 2002Inventors: Pary Baluswamy, Richard D. Holscher