Patents by Inventor Richard F. Lary
Richard F. Lary has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4648035Abstract: An address conversion unit for a multiprocessor system including a common memory, and in which at least one processor includes a private memory, with the private memory and common memory having separate and distinct memory spaces. The conversion unit converts addresses between private addresses that are used within the processor itself and addresses that are used to retrieve contents of locations in common memory.Type: GrantFiled: December 6, 1982Date of Patent: March 3, 1987Assignee: Digital Equipment CorporationInventors: Thomas F. Fava, Robert Bean, Richard F. Lary, Robert Blackledge
-
Patent number: 4543626Abstract: A control arrangement for coordinating operations of multiple processors in a multiprocessor system in response to a command. Each command is associated with a route comprising a sequence of route vectors, each identifying an operation to be performed to execute the command, as well as the process, or station, to execute the route vector. In response to the receipt of a command, a control block is generated identifying the first route vector in the route associated with the command. Each station has a work queue containing control blocks, which the station retrieves and processes sequentially. The control block is first sent to the work queue of the station to perform the first operation. When the station gets to the control block, it performs the operation required by the route vector, modifies the control block to identify the next route vector in the sequence, and transfers the control block to the work queue of the station to perform the operation required by the next route vector in the route.Type: GrantFiled: December 6, 1982Date of Patent: September 24, 1985Assignee: Digital Equipment CorporationInventors: Robert Bean, Edward A. Gardner, Michael Chow, Barry L. Rubinson, Richard F. Lary, Robert Blackledge
-
Patent number: 4449182Abstract: An interface mechanism (10) between two processors, such as a host processor (70) and a processor (31) in an intelligent controller (30) for mass storage devices (40), and utilizing a set of data structures employing a dedicated communications region (80A) in host memory (80). Interprocessor commands and responses are communicated as packets over an I/O bus (60) of the host (70), to and from the communication region (80A), through a pair of ring-type queues (80D) and (80E). The entry of each ring location (e.g., 132, 134, 136, 138) points to another location in the communications region where a command or response is placed. The filling and emptying of ring entries (132-138) is controlled through the use of an `ownership` byte or bit (278) associated with each entry. The ownership bit (278) is placed in a first state when the message source (70 or 31) has filled the entry and in a second state when the entry has been emptied.Type: GrantFiled: October 5, 1981Date of Patent: May 15, 1984Assignee: Digital Equipment CorporationInventors: Barry L. Rubinson, Edward A. Gardner, William A. Grace, Richard F. Lary, Dale R. Keck
-
Patent number: 4434487Abstract: In a disk mass storage facility for data processing systems, a disk format which improves handling of defective segments of medium and reduces access time. The format has three layers. A first, physical layer comprises the bytes, sectors and collections of sectors, as well as error detection and correction codes. A second, logical layer is used to address the physical layer and to collect together sectors to form a multiplicity of separately addressable spaces, with each space having a distinct functional utility. At a third, functional layer the use of data fields in each space is specified. This layer governs the handling of bad blocks if required, and the use of certain format information. Handling of bad blocks is controlled by a hierarchically layered process. A portion of each disc, distributed across the medium, is reserved as spare sectors to replace defective sectors. After a bad sector is replaced, future attempts to access the bad sector are redirected (i.e., revectored) to the replacement sector.Type: GrantFiled: October 5, 1981Date of Patent: February 28, 1984Assignee: Digital Equipment CorporationInventors: Barry L. Rubinson, Mark A. Parenti, Richard F. Lary, Edward A. Gardner
-
Patent number: 4392200Abstract: A multiprocessor data processing system, the processors (30) and input/output devices (32) of which share a common control unit (CCU 10) that includes a write-through cache memory (20), a memory management circuit (22) and an address translation circuit (24). The data processing system further includes random access memory (28) and a secondary storage facility (40, 42, 68, 70). The processors (30) and the input/output devices (32) use the memory management circuit (22), the address translation circuit (24) and the cache memory (20) in an ordered pipelined sequence. When a read command "misses" the cache memory (20), the CCU accesses the memory modules (28) for allocating its cache memory (20) and for returning read data to the processors (30) or input/output devices (32).Type: GrantFiled: February 27, 1981Date of Patent: July 5, 1983Assignee: Digital Equipment CorporationInventors: Jega A. Arulpragasam, Robert A. Giggi, Richard F. Lary, Daniel T. Sullivan
-
Patent number: 4349871Abstract: A cached multiprocessor system operated in an ordered pipeline timing sequence in which the time slot for use of the cache is made long enough to permit only one cache access. Further, the time slot for data transfers to and from the processors succeeds the time slot for accessing the cache. The sequence is optimized for transactions that require only one cache access, e.g., read operations that hit the cacgenerally require a second cache access in order to update or allocate the cache. These transactions are entered into a queue with order preserved prior to permitting a second access to the cache. Also, a duplicate tag store is associated with the queue and maintained as a copy of the tag store in the cache. Whenever a cache tag is to be changed, a duplicate tag in the duplicate tag store is changed prior to changing the cache tag. The duplicate tag store thus always provides an accurate indication of the contents of the cache.Type: GrantFiled: January 28, 1980Date of Patent: September 14, 1982Assignee: Digital Equipment CorporationInventor: Richard F. Lary
-
Patent number: 4345309Abstract: A cached multiprocessor system operates in an ordered pipeline timing sequence in which the time slot for use of the cache is made long enough to permit only one cache access. Further, the time slot for data transfers to and from the processors succeeds the time slot for accessing the cache. The sequence is optimized for transactions that require only one cache access, e.g., read operations that hit the cache. Transactions that require two cache accesses must complete the second cache access during a later available pipeline sequence. A processor indexed random access memory specifies when any given processor has a write operation outstanding for a location in the cache. This prevents the processor from reading the location before the write operation is completed.Type: GrantFiled: January 28, 1980Date of Patent: August 17, 1982Assignee: Digital Equipment CorporationInventors: Jega A. Arulpragasam, Robert A. Giggi, Richard F. Lary, Daniel T. Sullivan
-
Patent number: 4338663Abstract: A digital data processing system with a central processor for responding to diverse instructions including instructions for calling subroutines. When the central processor executes a calling instruction, the central processor saves information corresponding to the operating environment for the calling routine and then utilizes corresponding information in the subroutine to establish the operating environment for the subroutine. A common return instruction at the completion of each subroutine causes the central processor to retrieve the saved operating information thereby to reestablish the operating environment for the calling routine.Type: GrantFiled: September 18, 1980Date of Patent: July 6, 1982Assignee: Digital Equipment CorporationInventors: William D. Strecker, Thomas N. Hastings, Richard F. Lary, David P. Rodgers, Steven H. Rothman
-
Patent number: 4241399Abstract: A digital data processing system with a central processor for responding to diverse instructions characterized by having variable length. Each instruction includes an operation code. Certain instructions also include one or more operand specifiers. Each operand specifier can comprise one or more data bytes. Each instruction passes to an instruction buffer. Control circuitry in the central processor decodes the operation code and, in succession, each operand specifier byte. The operand specifiers and information derived from the operation code concerning each operand specifier are combined to obtain the address from which the operand is to be retrieved or to which an operand is to be transferred. Central processor response to an instruction for adding two addends located in first and second storage locations and storing the sum in a third location and instructions for calling a subroutine and returning from the subroutine to the calling routine are disclosed.Type: GrantFiled: October 25, 1978Date of Patent: December 23, 1980Assignee: Digital Equipment CorporationInventors: William D. Strecker, Thomas N. Hastings, Richard F. Lary, David P. Rodgers, Steven H. Rothman
-
Patent number: 4241397Abstract: A digital data processing system with a central processor for responding to diverse instructions characterized by having variable length. Each instruction includes an operation code. Certain instructions also include one or more operand specifiers. Each operand specifier can comprise one or more data bytes. Each instruction passes to an instruction buffer. Control circuitry in the central processor decodes the operation code and, in succession, each operand specifier byte. The operand specifiers and information derived from the operation code concerning each operand specifier are combined to obtain the address from which the operand is to be retrieved or to which an operand is to be transferred. Central processor response to an instruction for adding two addends located in first and second storage locations and storing the sum in a third location and instructions for calling a subroutine and returning from the subroutine to the calling routine are disclosed.Type: GrantFiled: October 25, 1978Date of Patent: December 23, 1980Assignee: Digital Equipment CorporationInventors: William D. Strecker, Thomas N. Hastings, Richard F. Lary, David P. Rodgers, Steven H. Rothman
-
Patent number: 4236206Abstract: A digital data processing system with a central processor for responding to diverse instructions characterized by having variable length. Each instruction includes an operation code. Certain instructions also include one or more operand specifiers. Each operand specifier can comprise one or more data bytes. Each instruction passes to an instruction buffer. Control circuitry in the central processor decodes the operation code and, in succession, each operand specifier byte. The operand specifiers and information derived from the operation code concerning each operand specifier are combined to obtain the address from which the operand is to be retrieved or to which an operand is to be transferred. Central processor response to an instruction for adding two addends located in first and second storage locations and storing the sum in a third location and instructions for calling a subroutine and returning from the subroutine to the calling routine are disclosed.Type: GrantFiled: October 25, 1978Date of Patent: November 25, 1980Assignee: Digital Equipment CorporationInventors: William D. Strecker, Thomas N. Hastings, Richard F. Lary, David P. Rodgers, Steven H. Rothman