Patents by Inventor Richard Fung
Richard Fung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8618834Abstract: A method and apparatus configures an integrated circuit by determining a multi-bit configuration value on a single node. The multi-bit configuration value is determined by using at least a voltage level at the single node and also by detecting a time to reach a voltage threshold level at the single node, based on a voltage ramp generation circuit. The method and apparatus also includes configuring an operation mode of a circuit in the integrated circuit based on the determined multi-bit configuration value from the single node. Multi-bit configuration values may be obtained on multiple single nodes in an integrated circuit. In one example, a voltage level is employed in addition to a time to reach a voltage threshold level whereas in another example a current level on a single node is utilized in combination with detection of a time to reach a voltage threshold level.Type: GrantFiled: December 21, 2011Date of Patent: December 31, 2013Assignee: ATI Technologies ULCInventors: Jason J. Mangattur, Richard Fung, Alan Siu Kei Poon
-
Publication number: 20130162289Abstract: A method and apparatus configures an integrated circuit by determining a multi-bit configuration value on a single node. The multi-bit configuration value is determined by using at least a voltage level at the single node and also by detecting a time to reach a voltage threshold level at the single node, based on a voltage ramp generation circuit. The method and apparatus also includes configuring an operation mode of a circuit in the integrated circuit based on the determined multi-bit configuration value from the single node. Multi-bit configuration values may be obtained on multiple single nodes in an integrated circuit. In one example, a voltage level is employed in addition to a time to reach a voltage threshold level whereas in another example a current level on a single node is utilized in combination with detection of a time to reach a voltage threshold level.Type: ApplicationFiled: December 21, 2011Publication date: June 27, 2013Applicant: ATI TECHNOLOGIES ULCInventors: Jason J. Mangattur, Richard Fung, Alan Siu Kei Poon
-
Patent number: 8411073Abstract: A video processing device comprises a display interface coupleable to a display device and a display controller configured to transmit a video signal via an output node of the display interface. The video signal comprises an active segment comprising video information and an inactive segment comprising synchronization information. The video processing device further comprises a display detector configured to determine whether the display device is coupled to the display interface based on a comparison of a first voltage at the output node during transmission of the inactive segment to a second voltage.Type: GrantFiled: November 13, 2008Date of Patent: April 2, 2013Assignee: ATI Technologies ULCInventors: David Glen, Jatin Naik, Raymond Chau, Paul Edelshteyn, Richard Fung
-
Patent number: 8286022Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: GrantFiled: January 12, 2009Date of Patent: October 9, 2012Assignee: ATI Technologies ULCInventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Patent number: 8188615Abstract: An integrated circuit is adapted to be selectively AC or DC coupled to an external device at a coupling point. The integrated circuit includes a first connector connected to the coupling point by way of a coupling capacitor for AC coupling, a second connector connected to the coupling point for DC coupling, and a switch to selectively short the first and second connectors and thereby the coupling capacitor, when the integrated circuit is DC coupled to the device. The switch may be a MOSFET bridge comprising a switch control MOSFET interconnected between the first and second connectors, with the switch control MOSFET receiving at its gate a mode status signal for turning on the switch control MOSFET and thereby shorting the MOSFET bridge when the integrated circuit is DC coupled to the external device.Type: GrantFiled: September 18, 2009Date of Patent: May 29, 2012Assignee: ATI Technologies ULCInventors: Yamin Du, Richard Fung, Pouya Ashtiani
-
Publication number: 20110068632Abstract: An integrated circuit is adapted to be selectively AC or DC coupled to an external device at a coupling point. The integrated circuit includes a first connector connected to the coupling point by way of a coupling capacitor for AC coupling, a second connector connected to the coupling point for DC coupling, and a switch to selectively short the first and second connectors and thereby the coupling capacitor, when the integrated circuit is DC coupled to the device. The switch may be a MOSFET bridge comprising a switch control MOSFET interconnected between the first and second connectors, with the switch control MOSFET receiving at its gate a mode status signal for turning on the switch control MOSFET and thereby shorting the MOSFET bridge when the integrated circuit is DC coupled to the external device.Type: ApplicationFiled: September 18, 2009Publication date: March 24, 2011Applicant: ATI Technologies ULCInventors: Yamin Du, Richard Fung, Pouya Ashtiani
-
Publication number: 20090224866Abstract: A video processing device comprises a display interface coupleable to a display device and a display controller configured to transmit a video signal via an output node of the display interface. The video signal comprises an active segment comprising video information and an inactive segment comprising synchronization information. The video processing device further comprises a display detector configured to determine whether the display device is coupled to the display interface based on a comparison of a first voltage at the output node during transmission of the inactive segment to a second voltage.Type: ApplicationFiled: November 13, 2008Publication date: September 10, 2009Applicant: ATI TECHNOLOGIES ULCInventors: David Glen, Jatin Naik, Raymond Chau, Paul Edelshteyn, Richard Fung
-
Publication number: 20090121761Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: ApplicationFiled: January 12, 2009Publication date: May 14, 2009Applicant: ATI Technologies ULCInventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Patent number: 7493509Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: GrantFiled: December 10, 2004Date of Patent: February 17, 2009Assignee: ATI Technologies ULCInventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Publication number: 20070268043Abstract: The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.Type: ApplicationFiled: July 31, 2007Publication date: November 22, 2007Applicant: ATI Technologies ULCInventors: Junho Cho, Nancy Chan, Ramesh Senthinathan, Stephen Yue, Richard Fung
-
Publication number: 20060284649Abstract: The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.Type: ApplicationFiled: June 15, 2005Publication date: December 21, 2006Applicant: ATI TECHNOLOGIES INC.Inventors: Junho Cho, Nancy Chan, Ramesh Senthinathan, Stephen Yue, Richard Fung
-
Publication number: 20060247873Abstract: The present disclosure relates to apparatus and methods for measurement of analog voltages in an integrated circuit. In particular, the apparatus includes an on-chip digital-to-analog converter configured to receive a variable digital input code and output a corresponding analog voltage corresponding to the variable digital input code. The apparatus also includes an on-chip comparator circuit configured to receive the analog voltage output by the digital-to-analog converter and a test analog voltage as inputs and to provide an output indicating the test analog voltage. Further, the apparatus includes an on-chip logic operative to determine the test analog voltage based on the output of the comparator circuit. A corresponding method is also disclosed.Type: ApplicationFiled: May 2, 2005Publication date: November 2, 2006Applicant: ATI TECHNOLOGIES, INC.Inventors: Richard Fung, Ramesh Senthinathan, Ronny Chan
-
Publication number: 20060244505Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: ApplicationFiled: December 10, 2004Publication date: November 2, 2006Applicant: ATI Technologies Inc.Inventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Publication number: 20060244512Abstract: Methods and apparatus for matching voltages between two or more circuits within an integrated circuit is disclosed. The apparatus includes a comparator circuit, comparing supply voltages to first and second circuits. The comparator outputs a variable error voltage based on the comparison, the error voltage related to the difference in voltages. The error voltage is supplied to a variable current control circuit that variably sinks one of the supply voltages to a common potential in order to increase the IR drop in the circuit supplying voltage to one of the first and second circuits, thereby affording voltage adjustment in order to match the first and second circuits. A corresponding method is also disclosed.Type: ApplicationFiled: April 29, 2005Publication date: November 2, 2006Applicant: ATI TECHNOLOGIES, INC.Inventors: Richard Fung, Ramesh Senthinathan
-
Publication number: 20060119416Abstract: A power up biasing circuit for a split power supply based circuit includes a split power supply state sensing circuit that produces a pair of complimentary control signals indicating a presence or absence of a suitable biasing power supply voltage. A pseudo power supply voltage, based on a first power supply is selected by a selector circuit for acting as a biasing voltage for one or a plurality of components to be protected during initial power up where there is an absence of a second power supply voltage, based on the pair of complimentary control signals. Once the second power supply voltage has fully ramped up to steady state, the selector circuit selects the second power supply voltage as the biasing voltage for one or a plurality of component to be protected.Type: ApplicationFiled: December 3, 2004Publication date: June 8, 2006Applicant: ATI Technologies Inc.Inventors: Richard Fung, Ramesh Senthinathan
-
Publication number: 20060119408Abstract: A multiphase clock generating circuit includes a multiphase clock generator that produces a plurality of multiphase output signals at a first frequency and a multiphase divider with delayed reset control. The multiphase divider with delayed reset control is operatively coupled to receive the plurality of multiphase output signals at the first frequency and further operative to produce a plurality of multiphase output signals at a second frequency based on reset control information. As a result, an interface can be supplied with and switch between multiphase clock at different frequencies within a short amount of time with reduced power consumption and circuit area.Type: ApplicationFiled: December 3, 2004Publication date: June 8, 2006Applicant: ATI Technologies Inc.Inventors: Ronny Chan, Mikhail Rodionov, Karen Wan, Richard Fung, Paul Edelshteyn, Ramesh Senthinathan