Patents by Inventor Richard Joseph Ravas

Richard Joseph Ravas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6426663
    Abstract: An analog signal gain circuit includes an input receiving an analog input signal defined by an ac signal component due to a driving force and a dc offset component independent of the driving force and an output providing an analog output signal defined by an amplified representation of the analog input signal and a dc offset component corresponding to a reference signal. A digital/analog feedback circuit includes a comparator having the reference signal as a switching threshold connected to an up/down counter having a number of digital outputs. The outputs of the up/down counter are connected to a D/A converter which converts the digital count to an analog feedback signal. The feedback signal is provided to the input of the analog signal gain circuit to minimize variations in the dc offset signal component of the analog output signal by compensating for the dc offset signal component of the analog input signal.
    Type: Grant
    Filed: March 4, 1996
    Date of Patent: July 30, 2002
    Assignee: Delphi Technologies, Inc.
    Inventors: Gregory Jon Manlove, Mark Billings Kearney, Mark Russell Keyse, Richard Joseph Ravas
  • Patent number: 6366153
    Abstract: Thermal management of an electronic switch, that provides power to a load, is achieved by monitoring a switch temperature of the electronic switch. When the switch temperature exceeds a first set temperature, the control signal is modified such that an average power dissipated by the electronic switch is reduced. In one embodiment, the control signal is modified by increasing a slew rate of the control signal when the switch temperature exceeds the first set temperature. In another embodiment, a frequency of the control signal is reduced when the switch temperature exceeds the first set temperature.
    Type: Grant
    Filed: May 9, 2000
    Date of Patent: April 2, 2002
    Assignee: Delphi Technologies, Inc.
    Inventors: David Robert Arslain, Richard Joseph Ravas, Jr., Ashraf Kamal Kamel
  • Patent number: 6175299
    Abstract: An analog signal processing system for determining airbag deployment includes a first low pass filter receiving a conditioned analog accelerometer signal and providing an analog acceleration signal therefrom. A first comparator/latch circuit receives the analog acceleration signal and provides a first signal to a logic circuit. The analog acceleration signal is further provided to a first integrator which converts the signal to a first velocity signal and provides the first velocity signal to a second comparator/latch circuit which provides a second logic level signal to the logic circuit. A second low pass filter receives the analog acceleration signal and provides a low frequency analog acceleration signal to a third comparator/latch circuit which provides a third signal to the logic circuit.
    Type: Grant
    Filed: March 4, 1996
    Date of Patent: January 16, 2001
    Assignee: Delco Electronics Corporation
    Inventors: Gregory Jon Manlove, Walter Kirk Kosiak, Richard Joseph Ravas, Jiyao Liu
  • Patent number: 5872460
    Abstract: The firing circuit of an inflatable restraint system is tested to verify operation of two FETs in series with a squib which are used to apply current to the squib. For the test the squib is biased to an intermediate voltage and each FET is turned on alone to apply battery or ground voltage to the squib. High and low voltage detectors sense the voltage excursion past respective thresholds to verify FET operation. A current detector for each FET senses a short when its FET is conducting, and a logic circuit immediately turns off the FET to result in a very brief FET on time. In addition, the voltage detectors may be used to detect shorts prior to FET testing and also to turn off or hold off the FETs when a high or low voltage is detected upon FET testing.
    Type: Grant
    Filed: October 4, 1996
    Date of Patent: February 16, 1999
    Assignee: Delco Electronics Corp.
    Inventors: Paul T. Bennett, Richard Joseph Ravas, Robert Keith Constable, Randall C. Gray, Terrell Anderson
  • Patent number: 5666065
    Abstract: The firing circuit of an inflatable restraint system is tested to verify operation of two FETs in series with a squib which are used to apply current to the squib. For the test the squib is biased to an intermediate voltage and each FET is turned on alone to apply battery or ground voltage to the squib. High and low voltage detectors sense the voltage excursion past respective thresholds to verify FET operation, and a logic circuit immediately turns off the FET to result in a very short FET on time. If a short is present before the FET is commanded on, a detector and the logic circuit prevents FET conduction to avoid firing or degrading the squib.
    Type: Grant
    Filed: May 22, 1996
    Date of Patent: September 9, 1997
    Assignee: Delco Electronics Corp.
    Inventors: Richard Joseph Ravas, Terrell Anderson, Robert Keith Constable