Patents by Inventor Richard K. Chou
Richard K. Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7969759Abstract: A memory cell includes a first access transistor, first and second pull-up transistors, a depletion transistor, and first and second pull-down transistors. The first access transistor is connected to a word line and connected between a first bit line and a first data node. The first pull-up transistor is connected to a first power supply point and the second pull-up transistor is connected to the first power supply point and the second data node. The first pull-down transistor is connected to a second power supply point and to the first data node and the second pull-down transistor is connected to the depletion transistor and to the second data node. The depletion transistor is connected to the word line and to the second power supply point.Type: GrantFiled: December 19, 2008Date of Patent: June 28, 2011Assignee: SuVolta, Inc.Inventors: Damodar R. Thummalapally, Richard K. Chou
-
Patent number: 7848130Abstract: A memory cell includes an access transistor, first and second pull-up transistors, first and second pull-down transistors, and a first search transistor. The access transistor is connected to a first word line and connected between a first bit line and a first data node. The first pull-up transistor is connected to a first power supply point and the first data node, and the second pull-up transistor is connected to the first power supply point and the second data node. The first pull-down transistor is connected to a second power supply point and the first data node, and the second pull-down transistor is connected to the second power supply point and the second data node. The first search transistor is connected to the second data node and includes a source terminal connected to a third power supply point comprising a voltage less than the voltage at the second power supply point.Type: GrantFiled: December 19, 2008Date of Patent: December 7, 2010Assignee: SuVolta, Inc.Inventors: Damodar R. Thummalapally, Richard K. Chou
-
Patent number: 7843721Abstract: A memory device including a static random access memory (SRAM) cell comprising junction field effect transistors (JFETs) has been disclosed. The memory cell includes a first bipolar junction transistor (BJT) for driving a bit line at logic levels having a potential outside the potential range in which the SRAM cell operates. An amplifier including a level translator circuit provides a level shifting operation on the data provided by the bit line to provide level shifted data having a voltage swing within the potential range in which the SRAM cell operates. The level translator circuit includes a second BJT. In this way, fast read operation of a SRAM cell comprising JFETs may be provided.Type: GrantFiled: September 18, 2008Date of Patent: November 30, 2010Assignee: SuVolta, Inc.Inventors: Richard K. Chou, Damodar R. Thummalapally
-
Patent number: 7746146Abstract: A level shifting circuit can include a first input junction field effect transistor (JFET) having a gate coupled to receive an input signal having a first voltage swing that provides a controllable impedance path between a first supply node and a first terminal of a first bias stack including at least one JFET. A driver circuit can be coupled to receive an output from the first bias stack that provides a level shifted output having a second voltage swing that is less than the first voltage swing.Type: GrantFiled: September 1, 2006Date of Patent: June 29, 2010Assignee: SuVolta, Inc.Inventors: Richard K. Chou, Damodar R. Thummalapally
-
Patent number: 7646233Abstract: A level shifting circuit can include a first driver junction field effect transistor (JFET) having a source coupled to a reference supply node and a second driver JFET of a second conductivity type having a source coupled to a boosted supply node, and a first charge pump circuit. The first charge pump circuit can be coupled between the first driver control node and an input node coupled to receive an input signal, and can couple a first terminal of a first capacitor between a reference supply node and a power supply node in response to an input signal. The power supply node can be coupled to receive a power supply potential, the reference supply node can be coupled to receive a reference potential, and the boosted power supply node can be coupled to receive a boosted potential. The reference potential can be between the power supply potential and the boosted potential.Type: GrantFiled: July 28, 2006Date of Patent: January 12, 2010Assignee: DSM Solutions, Inc.Inventors: Damodar R. Thummalapally, Richard K. Chou
-
Publication number: 20080042723Abstract: A level shifting circuit can include a first input junction field effect transistor (JFET) having a gate coupled to receive an input signal having a first voltage swing that provides a controllable impedance path between a first supply node and a first terminal of a first bias stack including at least one JFET. A driver circuit can be coupled to receive an output from the first bias stack that provides a level shifted output having a second voltage swing that is less than the first voltage swing.Type: ApplicationFiled: September 1, 2006Publication date: February 21, 2008Inventors: Richard K. Chou, Damodar R. Thummalapally
-
Publication number: 20080024188Abstract: A level shifting circuit can include a first driver junction field effect transistor (JFET) of a first conductivity type having a source coupled to a first supply node, a drain coupled to an output node, and a gate coupled to a first driver control node. A first driver control circuit can include a first control JFET of a second conductivity type having a source coupled to a second supply node, a gate coupled to an input node that is coupled to receive an input signal, and a first level shifting stack coupled between the source of the first control JFET and the first driver control node. The magnitude of the potential between the first supply node and the second supply node is greater than a voltage swing of the input signal.Type: ApplicationFiled: July 28, 2006Publication date: January 31, 2008Inventors: Richard K. Chou, Damodar R. Thummalapally
-
Publication number: 20080001233Abstract: A semiconductor device can include a first circuit section having at least one transistor coupled to at least three conductive lines formed from a conductive layer. No more than one of the at least one of the three conductive lines forms a control terminal of the at least one transistor. In addition, a second circuit section includes at least two transistors. Each such transistor can have a control terminal formed by a conductive line formed from the same conductive layer. The three conductive lines of the first circuit section can have the same pitch pattern as the conductive lines of the second circuit section.Type: ApplicationFiled: September 28, 2006Publication date: January 3, 2008Inventors: Ashok Kumar Kapoor, Richard K. Chou, Damodar R. Thummalapally
-
Publication number: 20070262806Abstract: A level shifting circuit can include a first driver junction field effect transistor (JFET) having a source coupled to a reference supply node and a second driver JFET of a second conductivity type having a source coupled to a boosted supply node, and a first charge pump circuit. The first charge pump circuit can be coupled between the first driver control node and an input node coupled to receive an input signal, and can couple a first terminal of a first capacitor between a reference supply node and a power supply node in response to an input signal. The power supply node can be coupled to receive a power supply potential, the reference supply node can be coupled to receive a reference potential, and the boosted power supply node can be coupled to receive a boosted potential. The reference potential can be between the power supply potential and the boosted potential.Type: ApplicationFiled: July 28, 2006Publication date: November 15, 2007Inventors: Damodar R. Thummalapally, Richard K. Chou
-
Patent number: 7272684Abstract: A range matching circuit (100) may include a range compare circuit (102) that receives a first range value from a first value store (104) and a second range value from a second range store (106). A range compare circuit (102) can determine if a comparand value falls within a range defined by a first and second range value. A comparand value may also be applied to a compare section (112). A compare section (112) can output an active a match result when a comparand value matches at least one entry in the compare section (112).Type: GrantFiled: June 26, 2002Date of Patent: September 18, 2007Assignee: NetLogic Microsystems, Inc.Inventor: Richard K. Chou
-
Patent number: 7206212Abstract: A content addressable memory (CAM) (200) is disclosed that includes a value match mode, where a comparand value can be compared to a masked data value, and a range match mode where a comparand value can be compared to an upper range limit UR and a lower range limit LR. The CAM (200) may include a number of CAM cells (204-n to 204-0) that may each be connected to a compare section (109). A compare section (109) can include a first compare circuit (210) that may generate a match indication on a match line (212) and a second compare circuits (214-n to 214-0). A more significant second compare circuits (214-n) may provide upper and lower limit match results (UMn, LMn) to a less significant first compare circuit (210).Type: GrantFiled: August 13, 2002Date of Patent: April 17, 2007Assignee: Netlogic Microsystems, Inc.Inventor: Richard K. Chou
-
Patent number: 7126869Abstract: A sense amplifier, system and methods for increasing a noise margin of the sense amplifier are contemplated herein. In general, the sense amplifier includes a pair of cascode transistors coupled in parallel between a power supply node and a sense line of the sense amplifier. The sense amplifier also includes a precharge node coupled to the power supply node through a first precharge transistor, and a sense node coupled to the power supply node through a second precharge transistor. The sense amplifier described herein functions to separate the sense node from the precharge node with the pair of cascode transistors, which in turn, increases the noise margin of the sense amplifier by decoupling the sense node from any voltage fluctuations that may be present on the sense line during a sensing state.Type: GrantFiled: June 24, 2004Date of Patent: October 24, 2006Assignee: Cypress Semiconductor Corp.Inventor: Richard K. Chou
-
Patent number: 7000066Abstract: A priority encoder circuit (300) for a content addressable memory (CAM) device is disclosed that may include a priority selection circuit (310) that receives match results (M0 to Mz) and provides prioritized match results (P0 to Pz), and a logic section (350) that logically combines prioritized match results (P0 to Pz) to generate a smaller number of encoder inputs (RWL0 to RWLr). A logic section (350) can also generate a first portion (ID0) of an encoded value (ID0 to IDX). Encoder entries (314-0 to 314-r) may each generate a second portion (ID1 to IDX) of an encoded value (ID0 to IDX).Type: GrantFiled: December 16, 2002Date of Patent: February 14, 2006Assignee: Cypress Semiconductor CorporationInventors: Sanjay M. Wanzakhade, Richard K. Chou
-
Patent number: 6731566Abstract: In a single ended simplex dual port memory cell, one port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: June 6, 2001Date of Patent: May 4, 2004Assignee: Cypress Semiconductor CorporationInventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins
-
Patent number: 6262912Abstract: A single ended simplex dual port memory cell is described. One port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: November 18, 1999Date of Patent: July 17, 2001Assignee: Cypress Semiconductor Corp.Inventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins
-
Patent number: 6005796Abstract: A single ended simplex dual port memory cell is described. One port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: January 30, 1997Date of Patent: December 21, 1999Assignee: Cypress Semiconductor CorporationInventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins