Patents by Inventor Richard Kessler
Richard Kessler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8826271Abstract: A virtual system on chip (VSoC) is an implementation of a machine that allows for sharing of underlying physical machine resources between different virtual systems. A method or corresponding apparatus of the present invention relates to a device that includes a plurality of virtual systems on chip and a configuring unit. The configuring unit is arranged to configure resources on the device for the plurality of virtual systems on chip as a function of an identification tag assigned to each virtual system on chip.Type: GrantFiled: April 28, 2010Date of Patent: September 2, 2014Assignee: Cavium, Inc.Inventors: Muhammad Raghib Hussain, Rajan Goyal, Richard Kessler
-
Publication number: 20140099505Abstract: The present invention relates to compositions comprising esterified lignin and poly(lactic acid). In various embodiments, the present invention provides fibers comprising the esterified lignin and poly(lactic acid) blend, carbon fibers made therefrom, and methods of making the fiber and the carbon fibers.Type: ApplicationFiled: October 8, 2013Publication date: April 10, 2014Applicant: Iowa State University Research Foundation, Inc.Inventors: Mahendra Thunga, Keke Chen, Michael Richard Kessler
-
Publication number: 20110271277Abstract: A virtual system on chip (VSoC) is an implementation of a machine that allows for sharing of underlying physical machine resources between different virtual systems. A method or corresponding apparatus of the present invention relates to a device that includes a plurality of virtual systems on chip and a configuring unit. The configuring unit is arranged to configure resources on the device for the plurality of virtual systems on chip as a function of an identification tag assigned to each virtual system on chip.Type: ApplicationFiled: April 28, 2010Publication date: November 3, 2011Applicant: Cavium Networks, Inc.Inventors: Muhammad Raghib Hussain, Rajan Goyal, Richard Kessler
-
Patent number: 7657933Abstract: An apparatus is described comprising: a plurality of security processing resources for processing two or more different types of data traffic within a cryptographic processor; a first scheduler to provide a first type of data traffic to a first predefined subset of the security processing resources using a first scheduling technique; and a second scheduler to provide a second type of data traffic to a second predefined subset of the security processing resources using a second scheduling technique.Type: GrantFiled: April 12, 2003Date of Patent: February 2, 2010Assignee: Cavium Networks, Inc.Inventors: Muhammad Raghib Hussain, Richard Kessler, Philip H. Dickinson
-
Publication number: 20070038798Abstract: Methods and apparatus are provided for selectively replicating a data structure in a low-latency memory. The memory includes multiple individual memory banks configured to store replicated copies of the same data structure. Upon receiving a request to access the stored data structure, a low-latency memory access controller selects one of the memory banks, then accesses the stored data from the selected memory bank. Selection of a memory bank can be accomplished using a thermometer technique comparing the relative availability of the different memory banks. Exemplary data structures that benefit from the resulting efficiencies include deterministic finite automata (DFA) graphs and other data structures that are loaded (i.e., read) more often than they are stored (i.e., written).Type: ApplicationFiled: January 18, 2006Publication date: February 15, 2007Inventors: Gregg Bouchard, David Carlson, Richard Kessler
-
Publication number: 20060227811Abstract: A network transport layer accelerator accelerates processing of packets so that packets can be forwarded at wire-speed. To accelerate processing of packets, the accelerator performs pre-processing on a network transport layer header encapsulated in a packet for a connection and performs in-line network transport layer checksum insertion prior to transmitting a packet. A timer unit in the accelerator schedules processing of the received packets. The accelerator also includes a free pool allocator which manages buffers for storing the received packets and a packet order unit which synchronizes processing of received packets for a same connection.Type: ApplicationFiled: September 2, 2005Publication date: October 12, 2006Inventors: Muhammad Hussain, Imran Badr, Faisal Masood, Philip Dickinson, Richard Kessler, Daniel Katz, Michael Bertone, Robert Sanzone, Thomas Hummel, Gregg Bouchard
-
Publication number: 20060095741Abstract: A method and apparatus for minimizing stalls in a pipelined processor is provided. Instructions in an out-of-order instruction scheduler are executed in order without stalling the pipeline by sending store data to external memory through an ordering queue.Type: ApplicationFiled: November 30, 2004Publication date: May 4, 2006Applicant: Cavium NetworksInventors: David Asher, Richard Kessler, Yen Lee
-
Publication number: 20060075206Abstract: A computer-readable instruction is described for traversing deterministic finite automata (DFA) graphs to perform a pattern search in the in-coming packet data in real-time. The instruction includes one or more pre-defined fields. One of the fields includes a DFA graph identifier for identifying one of several previously-stored DFA graphs. Another one of the fields includes an input reference for identifying input data to be processed using the identified DFA graphs. Yet another one of the fields includes an output reference for storing results generated responsive to the processed input data. The instructions are forwarded to a DFA engine adapted to process the input data using the identified DFA graph and to provide results as instructed by the output reference.Type: ApplicationFiled: September 7, 2005Publication date: April 6, 2006Inventors: Gregg Bouchard, David Carlson, Richard Kessler, Muhammad Hussain
-
Publication number: 20060075119Abstract: A network application executing on a host system provides a list of application buffers in host memory stored in a queue to a network services processor coupled to the host system. The application buffers are used for storing data transferred on a socket established between the network application and a remote network application executing in a remote host system. Using the application buffers, data received by the network services processor over the network is transferred between the network services processor and the application buffers. After the transfer, a completion notification is written to one of the two control queues in the host system. The completion notification includes the size of the data transferred and an identifier associated with the socket. The identifier identifies a thread associated with the transferred data and the location of the data in the host system.Type: ApplicationFiled: September 12, 2005Publication date: April 6, 2006Inventors: Muhammad Hussain, Richard Kessler, Faisal Masood, Robert Sanzone, Imran Badr
-
Publication number: 20060069872Abstract: A processor for traversing deterministic finite automata (DFA) graphs with incoming packet data in real-time. The processor includes at least one processor core and a DFA module operating asynchronous to the at least one processor core for traversing at least one DFA graph stored in a non-cache memory with packet data stored in a cache-coherent memory.Type: ApplicationFiled: September 7, 2005Publication date: March 30, 2006Inventors: Gregg Bouchard, David Carlson, Richard Kessler, Muhammad Hussain
-
Publication number: 20060056406Abstract: A method and apparatus for ordering, synchronizing and scheduling work in a multi-core network services processor is provided. Each piece of work is identified by a tag that indicates how the work is to be synchronized and ordered. Throughput is increased by processing work having different tags in parallel on different processor cores. Packet processing can be broken up into different phases, each phase having a different tag dependent on ordering and synchronization constraints for the phase. A tag switch operation initiated by a core switches a tag dependent on the phase. A dedicated tag switch bus minimizes latency for the tag switch operation.Type: ApplicationFiled: December 6, 2004Publication date: March 16, 2006Applicant: Cavium NetworksInventors: Gregg Bouchard, Thomas Hummel, Richard Kessler, Muhammed Hussain, Yen Lee
-
Publication number: 20060059316Abstract: A network services processor includes an input/output bridge that avoids unnecessary updates to memory when cache blocks storing processed packet data are no longer required. The input/output bridge monitors requests to free buffers in memory received from cores and 10 units in the network services processor. Instead of writing the cache block back to the buffer in memory that will be freed, the input/output bridge issues don't write back commands to a cache controller to clear the dirty bit for the selected cache block, thus avoiding wasteful write-backs from cache to memory. After the dirty bit is cleared, the buffer in memory is freed, that is, made available for allocation to store data for another packet.Type: ApplicationFiled: January 5, 2005Publication date: March 16, 2006Applicant: Cavium NetworksInventors: David Asher, Gregg Bouchard, Richard Kessler, Robert Sanzone
-
Publication number: 20060059286Abstract: In a multi-core processor, a high-speed interrupt-signal interconnect allows more than one of the processors to be interrupted at substantially the same time. For example, a global signal interconnect is coupled to each of the multiple processors, each processor being configured to selectively provide an interrupt signal, or pulse thereon. Preferably, each of the processor cores is capable of pulsing the global signal interconnect during every clock cycle to minimize delay between a triggering event and its respective interrupt signal. Each of the multiple processors also senses, or samples the global signal interconnect, preferably during the same cycle within which the pulse was provided, to determine the existence of an interrupt signal. Upon sensing an interrupt signal, each of the multiple processors responds to it substantially simultaneously. For example, an interrupt signal sampled by each of the multiple processors causes each processor to invoke a debug handler routine.Type: ApplicationFiled: January 25, 2005Publication date: March 16, 2006Applicant: Cavium NetworksInventors: Michael Bertone, David Carlson, Richard Kessler, Philip Dickinson, Muhammad Hussain, Trent Parker
-
Publication number: 20060059310Abstract: A RISC-type processor includes a main register file and a data cache. The data cache can be partitioned to include a local memory, the size of which can be dynamically changed on a cache block basis while the processor is executing instructions that use the main register file. The local memory can emulate as an additional register file to the processor and can reside at a virtual address. The local memory can be further partitioned for prefetching data from a non-cacheable address to be stored/loaded into the main register file.Type: ApplicationFiled: December 17, 2004Publication date: March 16, 2006Applicant: Cavium NetworksInventors: David Asher, David Carlson, Richard Kessler
-
Publication number: 20060059314Abstract: A content aware application processing system is provided for allowing directed access to data stored in a non-cache memory thereby bypassing cache coherent memory. The processor includes a system interface to cache coherent memory and a low latency memory interface to a non-cache coherent memory. The system interface directs memory access for ordinary load/store instructions executed by the processor to the cache coherent memory. The low latency memory interface directs memory access for non-ordinary load/store instructions executed by the processor to the non-cache memory, thereby bypassing the cache coherent memory. The non-ordinary load/store instruction can be a coprocessor instruction. The memory can be a low-latency type memory. The processor can include a plurality of processor cores.Type: ApplicationFiled: December 28, 2004Publication date: March 16, 2006Applicant: Cavium NetworksInventors: Gregg Bouchard, David Carlson, Richard Kessler, Muhammad Hussain
-
Publication number: 20050260026Abstract: Container (10) including a bottom wall, a side wall (12) and a neck (14) located at the end of the side wall (12) opposite said bottom liable to be closed by a stopper comprising a peripheral skirt surrounding the neck (14), said neck (14) comprising a screwing surface in relief capable of cooperating with a screwing surface of said skirt to allow the closure by screwing of said stopper. The container (10) wherein said side wall (12) presents means for housing (24, 26, 28) in a removable manner an element forming spatula (22) comprising at one of its ends a part in relief which is also capable of cooperating with the screwing surface in relief of the neck (14) to allow the closure of the stopper.Type: ApplicationFiled: May 19, 2004Publication date: November 24, 2005Inventors: Richard Kessler, Paul Abbatepaolo
-
Publication number: 20040205331Abstract: An apparatus is described comprising: a plurality of security processing resources for processing two or more different types of data traffic within a cryptographic processor; a first scheduler to provide a first type of data traffic to a first predefined subset of the security processing resources using a first scheduling technique; and a second scheduler to provide a second type of data traffic to a second predefined subset of the security processing resources using a second scheduling technique.Type: ApplicationFiled: April 12, 2003Publication date: October 14, 2004Inventors: Muhammad Raghib Hussain, Richard Kessler, Philip H. Dickinson