Patents by Inventor Richard M Yoo
Richard M Yoo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10678689Abstract: Technologies for migration of dynamic home tile mapping are described. An apparatus includes means for receiving coherence messages from other processor cores on the die, means for recording locations from which the coherence messages originate and means for determining distances between the requested home tiles and the locations from which the coherence messages originate. The apparatus includes means for determining whether an average distance between a particular home tile, whose identifier is stored in the home tile table, exceeds a threshold. When the average distance exceeds the defined threshold, the apparatus includes means for migrating the particular home tile to another location.Type: GrantFiled: April 12, 2019Date of Patent: June 9, 2020Assignee: Intel CorporationInventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Publication number: 20190236013Abstract: Technologies for migration of dynamic home tile mapping are described. An apparatus includes means for receiving coherence messages from other processor cores on the die, means for recording locations from which the coherence messages originate and means for determining distances between the requested home tiles and the locations from which the coherence messages originate. The apparatus includes means for determining whether an average distance between a particular home tile, whose identifier is stored in the home tile table, exceeds a threshold. When the average distance exceeds the defined threshold, the apparatus includes means for migrating the particular home tile to another location.Type: ApplicationFiled: April 12, 2019Publication date: August 1, 2019Inventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Patent number: 10303606Abstract: Technologies for migration of dynamic home tile mapping are described. A cache controller can receive coherence messages from other processor cores on the die. The cache controller records locations from which the coherence messages originate and determine distances between the requested home tiles and the locations from which the coherence messages originate. The cache controller determines whether an average distance between a particular home tile, whose identifier is stored in the home tile table, exceeds a threshold. When the average distance exceeds the defined threshold, the cache controller migrates the particular home tile to another location.Type: GrantFiled: March 21, 2017Date of Patent: May 28, 2019Assignee: Intel CorporationInventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Patent number: 9740623Abstract: A processing device comprises a processing device cache and a cache controller. The cache controller initiates a cache line eviction process and determines determine an object liveness value associated with a cache line in the processing device cache. The cache controller applies the object liveness value to a cache line eviction policy and evicts the cache line from the processing device cache based on the object liveness value and the cache line eviction policy.Type: GrantFiled: March 15, 2013Date of Patent: August 22, 2017Assignee: Intel CorporationInventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M Yoo, Ganesh Bikshandi
-
Publication number: 20170192891Abstract: Technologies for migration of dynamic home tile mapping are described. A cache controller can receive coherence messages from other processor cores on the die. The cache controller records locations from which the coherence messages originate and determine distances between the requested home tiles and the locations from which the coherence messages originate. The cache controller determines whether an average distance between a particular home tile, whose identifier is stored in the home tile table, exceeds a threshold. When the average distance exceeds the defined threshold, the cache controller migrates the particular home tile to another location.Type: ApplicationFiled: March 21, 2017Publication date: July 6, 2017Inventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Patent number: 9645930Abstract: Technologies for dynamic home tile mapping are described. an address request can be received from a processing core, the processing core being associated with a home tile table, the home tile table including respective mappings of one or more directory addresses to one or more home tiles. A buffer can be scanned to identify a presence of the address within the buffer. Based on an identification of the presence of the address within the buffer, a home tile identifier corresponding to the address can be provided from the buffer.Type: GrantFiled: June 19, 2013Date of Patent: May 9, 2017Assignee: Intel CorporationInventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Patent number: 9323525Abstract: In an embodiment, a processor includes a vector execution unit having a plurality of lanes to execute operations on vector operands, a performance monitor coupled to the vector execution unit to maintain information regarding an activity level of the lanes, and a control logic coupled to the performance monitor to control power consumption of the vector execution unit based at least in part on the activity level of at least some of the lanes. Other embodiments are described and claimed.Type: GrantFiled: February 26, 2014Date of Patent: April 26, 2016Assignee: Intel CorporationInventors: Daehyun Kim, Jong Soo Park, Dong Hyuk Woo, Richard M. Yoo, Christopher J. Hughes
-
Patent number: 9250914Abstract: An apparatus and method for determining whether to execute an atomic operation locally or remotely. For example, one embodiment of a processor comprises: a decoder to decode an atomic operation on a local core; prediction logic on the local core to estimate a cost associated with execution of the atomic operation on the local core and a cost associated with execution of the atomic operation on a remote core; and the remote core to execute the atomic operation remotely if the prediction logic determines that the cost for execution on the local core is relatively greater than the cost for execution on the remote core; and the local core to execute the atomic operation locally if the prediction logic determines that the cost for local execution on the local core is relatively less than the cost for execution on the remote core.Type: GrantFiled: December 20, 2013Date of Patent: February 2, 2016Assignee: INTEL CORPORATIONInventors: Christopher J. Hughes, Daehyun Kim, Camilo A. Moreno, Jong Soo Park, Richard M. Yoo
-
Patent number: 9244746Abstract: A processing device comprises an instruction execution unit and track and combing logic to combine a plurality of transactions into a single combined transaction. The track and combine logic comprises a transaction monitoring module to monitor an execution of a plurality of transactions by the instruction execution unit, each of the plurality of transactions comprising a transaction begin instruction, at least one operation instruction and a transaction end instruction.Type: GrantFiled: August 1, 2013Date of Patent: January 26, 2016Assignee: Intel CorporationInventors: Christopher J. Hughes, Richard M. Yoo
-
Patent number: 9158702Abstract: An apparatus and method for implementing a scratchpad memory within a cache using priority hints. For example, a method according to one embodiment comprises: providing a priority hint for a scratchpad memory implemented using a portion of a cache; determining a page replacement priority based on the priority hint; storing the page replacement priority in a page table entry (PTE) associated with the page; and using the page replacement priority to determine whether to evict one or more cache lines associated with the scratchpad memory from the cache.Type: GrantFiled: December 28, 2012Date of Patent: October 13, 2015Assignee: INTEL CORPORATIONInventors: Christopher J. Hughes, Daya Shankar Khudia, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Publication number: 20150242210Abstract: In an embodiment, a processor includes a vector execution unit having a plurality of lanes to execute operations on vector operands, a performance monitor coupled to the vector execution unit to maintain information regarding an activity level of the lanes, and a control logic coupled to the performance monitor to control power consumption of the vector execution unit based at least in part on the activity level of at least some of the lanes. Other embodiments are described and claimed.Type: ApplicationFiled: February 26, 2014Publication date: August 27, 2015Inventors: Daehyun Kim, Jong Soo Park, Dong Hyuk Woo, Richard M. Yoo, Christopher J. Hughes
-
Publication number: 20150178086Abstract: An apparatus and method for determining whether to execute an atomic operation locally or remotely. For example, one embodiment of a processor comprises: a decoder to decode an atomic operation on a local core; prediction logic on the local core to estimate a cost associated with execution of the atomic operation on the local core and a cost associated with execution of the atomic operation on a remote core; and the remote core to execute the atomic operation remotely if the prediction logic determines that the cost for execution on the local core is relatively greater than the cost for execution on the remote core; and the local core to execute the atomic operation locally if the prediction logic determines that the cost for local execution on the local core is relatively less than the cost for execution on the remote core.Type: ApplicationFiled: December 20, 2013Publication date: June 25, 2015Inventors: Christopher J. Hughes, Daehyun Kim, Camilo A. Moreno, Jong Soo Park, Richard M. Yoo
-
Publication number: 20150039841Abstract: A processing device comprises an instruction execution unit and track and combing logic to combine a plurality of transactions into a single combined transaction. The track and combine logic comprises a transaction monitoring module to monitor an execution of a plurality of transactions by the instruction execution unit, each of the plurality of transactions comprising a transaction begin instruction, at least one operation instruction and a transaction end instruction.Type: ApplicationFiled: August 1, 2013Publication date: February 5, 2015Inventors: Christopher J. Hughes, Richard M. Yoo
-
Publication number: 20140379998Abstract: Technologies for dynamic home tile mapping are described. an address request can be received from a processing core, the processing core being associated with a home tile table, the home tile table including respective mappings of one or more directory addresses to one or more home tiles. A buffer can be scanned to identify a presence of the address within the buffer. Based on an identification of the presence of the address within the buffer, a home tile identifier corresponding to the address can be provided from the buffer.Type: ApplicationFiled: June 19, 2013Publication date: December 25, 2014Inventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo
-
Publication number: 20140304477Abstract: A processing device comprises a processing device cache and a cache controller. The cache controller initiates a cache line eviction process and determines determine an object liveness value associated with a cache line in the processing device cache. The cache controller applies the object liveness value to a cache line eviction policy and evicts the cache line from the processing device cache based on the object liveness value and the cache line eviction policy.Type: ApplicationFiled: March 15, 2013Publication date: October 9, 2014Inventors: Christopher J. Hughes, Daehyun Kim, Jong Soo Park, Richard M. Yoo, Ganesh Bikshandi
-
Publication number: 20140189247Abstract: An apparatus and method for implementing a scratchpad memory within a cache using priority hints. For example, a method according to one embodiment comprises: providing a priority hint for a scratchpad memory implemented using a portion of a cache; determining a page replacement priority based on the priority hint; storing the page replacement priority in a page table entry (PTE) associated with the page; and using the page replacement priority to determine whether to evict one or more cache lines associated with the scratchpad memory from the cache.Type: ApplicationFiled: December 28, 2012Publication date: July 3, 2014Inventors: Christopher J Hughes, Daya Shankar Khudia, Daehyun Kim, Jong Soo Park, Richard M Yoo