Patents by Inventor Richard Sita
Richard Sita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11580344Abstract: An integrated circuit having Radio Frequency Identification components and circuitry used for authentication is discussed. The RFID components and circuitry include two or more coils and corresponding electrical circuits that are tuned to use two or more different resonant frequencies including: a first resonant RF used for power generation and a second resonant RF used for data communication. The integrated circuit contains a unique signature that is used for the authentication with two or more aspects including i) a first aspect that is a programmed password in a memory embedded on the integrated circuit, and ii) a second aspect that is a unique, randomly generated code based upon a physical characteristic of the integrated circuit.Type: GrantFiled: March 27, 2018Date of Patent: February 14, 2023Assignee: SRI InternationalInventors: Sterling E. McBride, Michael G. Kane, Alex Krasner, Richard Sita, Winston K. Chan, Mark F. Schutzer
-
Patent number: 11275109Abstract: Manufacturing integrated circuits is discussed with steps as follows. Creating a wafer with a plurality of dies, where each die contains its own integrated circuit. Fabricating multiple instances of TAP circuitry located in a margin between dies of the wafer. Fabricating on the wafer one row of test pads and power pads per group of dies on the wafer, where the row of test pads and power pads is electrically connected and shared among all of the dies in the group. The test and power pads connect to a chain of TAP circuitry in order to supply operating power as well as testing data to verify the integrity of each die in that group of dies. Singulating the dies to create each instance of the integrated circuit, and during the singulation process, the TAP circuitry located in the margin between the dies is destroyed.Type: GrantFiled: March 7, 2018Date of Patent: March 15, 2022Assignee: SRI InternationalInventors: Richard Sita, Michael G. Kane
-
Publication number: 20210158121Abstract: An integrated circuit having Radio Frequency Identification components and circuitry used for authentication is discussed. The RFID components and circuitry include two or more coils and corresponding electrical circuits that are tuned to use two or more different resonant frequencies including: a first resonant RF used for power generation and a second resonant RF used for data communication. The integrated circuit contains a unique signature that is used for the authentication with two or more aspects including i) a first aspect that is a programmed password in a memory embedded on the integrated circuit, and ii) a second aspect that is a unique, randomly generated code based upon a physical characteristic of the integrated circuit.Type: ApplicationFiled: March 27, 2018Publication date: May 27, 2021Inventors: Sterling E. McBride, Michael G. Kane, Alex Krasner, Richard Sita, Winston K. Chan, Mark F. Schutzer
-
Publication number: 20200072899Abstract: Manufacturing integrated circuits is discussed with steps as follows. Creating a wafer with a plurality of dies, where each die contains its own integrated circuit. Fabricating multiple instances of TAP circuitry located in a margin between dies of the wafer. Fabricating on the wafer one row of test pads and power pads per group of dies on the wafer, where the row of test pads and power pads is electrically connected and shared among all of the dies in the group. The test and power pads connect to a chain of TAP circuitry in order to supply operating power as well as testing data to verify the integrity of each die in that group of dies. Singulating the dies to create each instance of the integrated circuit, and during the singulation process, the TAP circuitry located in the margin between the dies is destroyed.Type: ApplicationFiled: March 7, 2018Publication date: March 5, 2020Inventors: Richard Sita, Michael G. Kane
-
Patent number: 7804430Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: GrantFiled: June 5, 2008Date of Patent: September 28, 2010Inventors: Larry Pearlstein, Richard Sita, Richard Selvaggi
-
Publication number: 20080231482Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: ApplicationFiled: June 5, 2008Publication date: September 25, 2008Applicant: ATI Technologies Inc.Inventors: Larry A. Pearlstein, Richard Sita, Richard J. Selvaggi
-
Patent number: 7385534Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: GrantFiled: October 3, 2006Date of Patent: June 10, 2008Assignee: ATI Technologies Inc.Inventors: Larry A. Pearlstein, Richard Sita, Richard J. Selvaggi
-
Publication number: 20080055477Abstract: The present invention is directed to a method and system for improved motion compensated noise reduction. The system uses a temporal noise reduction filter to remove noise from the current input field and pass it through a de-interlacer to produce a noise reduced full output frame. The temporal noise reduction filter reduces noise in the present field by blending it with a predicted (motion compensated) field determined from the immediately preceding full output frame. In accordance with the invention where the current input field is for time or sequence n, the motion compensated field can be determined from the output frame corresponding to time or sequence n?1. In addition, the motion compensated field can be predicted using motion estimation and motion compensation using the current input field and the previous output frame. By using the previous de-interlaced frame which includes the information for both field polarities, the vertical resolution of the motion estimation process can be improved.Type: ApplicationFiled: August 30, 2007Publication date: March 6, 2008Inventors: Dongsheng WU, Philip SWAN, Richard SITA, Paul GEHMAN, Ankur JAIN
-
Publication number: 20070139228Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: ApplicationFiled: October 3, 2006Publication date: June 21, 2007Applicant: ATI Technologies Inc.Inventors: Larry Pearlstein, Richard Sita, Richard Selvaggi
-
Publication number: 20070124793Abstract: A method and system is provided for organizing and routing multiple memory requests from a plurality of clients to multiple memories. Requests from a plurality of clients, including a plurality of clients of the same type, such as multiple MPEG decoders, are directed to different memory controllers by a router. The memory controllers order the client requests by requests among similar client types. The memory controllers also order the client requests by different client types The ordered requests are then delivered to memory Returned data is sent back to the clients. A method of mapping motion pictures experts group (MPEG) video information for improved efficiency is presented, wherein image information is stored in blocks of memory referred to as tiles. Tiles are mapped in memory so that adjacent tiles only correspond to different banks of memory.Type: ApplicationFiled: January 26, 2007Publication date: May 31, 2007Applicant: ATI TECHNOLOGIES, INC.Inventors: Chun Wang, Youjing Zhang, Richard Sita, Glen McDonnell, Babs Carter
-
Patent number: 7132963Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: GrantFiled: January 28, 2005Date of Patent: November 7, 2006Assignee: ATI Technologies Inc.Inventors: Larry Pearlstein, Richard Sita, Richard Selvaggi
-
Publication number: 20060071829Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: ApplicationFiled: January 28, 2005Publication date: April 6, 2006Applicant: ATI Technologies Inc.Inventors: Larry Pearlstein, Richard Sita, Richard Selvaggi
-
Publication number: 20050144370Abstract: A memory interface allows access SDRAM by receiving a column address for a data read or write of a burst of data units. Each data unit in the burst has an expected bit size. The interface generates n(n>1) column memory addresses from the received column address. The interface accesses the synchronous dynamic memory to read or write n bursts of data at the n column memory addresses. Preferably, the SDRAM is clocked at n times the rate of the interconnected memory accessing device, and the memory units. The data units in the n bursts preferably have one nth the expected bit size. In this way, SDRAM may be accessed with high memory bandwidth, without requiring an increase in the size of data units in the SDRAM, and the associated data bus. Conveniently, the interface may be operable in two separate modes or configurations. In one mode, SDRAM may be accessed through the interface in a conventional manner. In the second mode, SDRAM is accessed in multiple bursts for each received burst access.Type: ApplicationFiled: December 24, 2003Publication date: June 30, 2005Inventor: Richard Sita
-
Patent number: 6788347Abstract: A video decoder compliant with the Advanced Television Systems Standard (ATSC) includes circuitry which decodes an ATSC encoded image and employs a downconversion process to produce a standard definition video signal. The video decoder includes a frequency-domain filter to reduce the resolution of the ATSC encoded signal. The video decoder downconversion system also includes a formatting section having vertical and horizontal filters, as well as resampling processing, to format the decoded and downconverted video image for a particular display and aspect ratio. The decoder senses the display format of the encoded video signal and changes the processing provided by the decoder to produce a standard definition output signal regardless of the display format of the encoded input signal. The system also includes a format converter which may be programmed to use a plurality of methods to convert the aspect ratio of the input signal for display on a display device having a different aspect ratio.Type: GrantFiled: April 5, 1999Date of Patent: September 7, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hee-Yong Kim, Saiprasad Naimpally, Edwin Robert Meyer, Richard Sita, Larry Phillips, Ren Egawa
-
Publication number: 20040150747Abstract: A video monitor including circuitry that provides information regarding characteristics of the monitor to an external video source. The circuitry may be a register that holds data from which the aspect ratio and resolution of the display may be derived.Type: ApplicationFiled: September 26, 2003Publication date: August 5, 2004Inventor: Richard Sita
-
Patent number: 6539120Abstract: A video decoder compliant with the Advanced Television Systems Standard (ATSC) includes circuitry which, when the decoder is operated in a first mode, decodes a Main Profile, High Level (MP@HL) image to produce a high-definition video output signal and decodes a Main Profile, Main Level (MP@ML) signal to produce a standard definition video signal. In addition, when the decoder is operated in a second mode, circuitry is used which generates a standard definition image from the MP@HL signal. The video decoder includes a frequency-domain filter to reduce the resolution of the MP@HL signal when the decoder is operated in the second mode.Type: GrantFiled: March 15, 1999Date of Patent: March 25, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Richard Sita, Saiprasad Naimpally, Larry Phillips, Edwin Robert Meyer, Hee-Yong Kim, Robert T. Ryan, Ghanshyam Dave, Edward Brosz, Jereld Pearson
-
Patent number: 6301299Abstract: A video memory system for storing ATSC video image data is configured as three channels, each channel having two banks and each bank including a plurality of memory rows. The exemplary memory system includes a buffer area for holding bit-stream data and six field buffer areas. The field buffer areas are arranged in pairs to form a three frame buffer areas, such that the buffer areas for the two fields in a given frame are allocated in respectively different banks. The video memory system includes an output memory controller which receives macroblocks of decoded image data and divides the received macroblocks into respective upper and lower half-macroblocks, the upper half-macroblock being stored in one field buffer of the frame and the lower half-macroblock being stored in the other field buffer of the frame.Type: GrantFiled: May 28, 1998Date of Patent: October 9, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Richard Sita, Shuji Inoue, Edward Brosz, Jereld Pearson, Michael Iaquinto
-
Patent number: 5841380Abstract: Apparatus and method for determining the lengths of a plurality of variable length encoded data values included in a data stream within a single clock cycle. The apparatus includes a shifter for receiving the data stream. The shifter is responsive to a shift control signal for transmitting a subset of the plurality of variable length encoded data values. A first length decoding mechanism is coupled to receive the subset of the plurality of encoded data values. The first length decoding mechanism performs a first decoding operation to determine the length of a first one of the encoded data values in the subset. A second length decoding mechanism is also coupled to receive the subset of the plurality of encoded data values. The second length decoding mechanism performs a second decoding operation to individually determine the length of a second one of the encoded data values in the subset. The second encoded data value immediately follows the first encoded data value in the subset.Type: GrantFiled: March 29, 1996Date of Patent: November 24, 1998Assignee: Matsushita Electric Corporation of AmericaInventors: Richard Sita, Edward M. Brosz