Patents by Inventor Richard Takahashi
Richard Takahashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10708236Abstract: In one embodiment, a method includes: receiving, by a first computing device on a first port of a plurality of ports, a data packet, wherein each of the ports corresponds to one of a plurality of security classes, and the first computing device comprises a plurality of cryptographic modules, each module configured to encrypt data for a respective one of the security classes; tagging the data packet, wherein tagging data identifies one of the security classes and the first port; routing, based on at least one header, the data packet to a first cryptographic module of the plurality of cryptographic modules; encrypting the data packet using the first cryptographic module; and storing the encrypted data packet in a first data storage device.Type: GrantFiled: October 24, 2016Date of Patent: July 7, 2020Assignee: Secturion Systems, Inc.Inventor: Richard Takahashi
-
Patent number: 9866370Abstract: Architecture for embedding a cryptographic engine in a processor is disclosed. An ASIC processor is embedded with a programmable processing core, such as an FPGA, with the key register and I/O registers remaining in fixed logic.Type: GrantFiled: December 5, 2007Date of Patent: January 9, 2018Assignee: ITT MANUFACTURING ENTERPRISES, LLCInventors: Bryan Doi, Kevin Osugi, Nhu-Ha Yup, Richard Takahashi
-
Publication number: 20170118180Abstract: In one embodiment, a method includes: receiving, by a first computing device on a first port of a plurality of ports, a data packet, wherein each of the ports corresponds to one of a plurality of security classes, and the first computing device comprises a plurality of cryptographic modules, each module configured to encrypt data for a respective one of the security classes; tagging the data packet, wherein tagging data identifies one of the security classes and the first port; routing, based on at least one header, the data packet to a first cryptographic module of the plurality of cryptographic modules; encrypting the data packet using the first cryptographic module; and storing the encrypted data packet in a first data storage device.Type: ApplicationFiled: October 24, 2016Publication date: April 27, 2017Inventor: RICHARD TAKAHASHI
-
Patent number: 8566612Abstract: A security processor performs all or substantially all security and network processing to provide a secure I/O interface system to protect computing hardware from unauthorized access or attack. The security processor sends and receives all incoming and outgoing data packets for a host device and includes a packet engine, coupled to a local data bus, to process the incoming and outgoing packets. The processor further comprises a cryptographic core coupled to the packet engine to provide encryption and decryption processing for packets processed by the packet engine. The packet engine also handles classification processing for the incoming and outgoing packets. A modulo engine may be coupled to the local data bus.Type: GrantFiled: January 29, 2010Date of Patent: October 22, 2013Assignee: Exelis, Inc.Inventors: John M. Davis, Richard Takahashi
-
Publication number: 20100169636Abstract: A security processor performs all or substantially all security and network processing to provide a secure I/O interface system to protect computing hardware from unauthorized access or attack. The security processor sends and receives all incoming and outgoing data packets for a host device and includes a packet engine, coupled to a local data bus, to process the incoming and outgoing packets. The processor further comprises a cryptographic core coupled to the packet engine to provide encryption and decryption processing for packets processed by the packet engine. The packet engine also handles classification processing for the incoming and outgoing packets. A modulo engine may be coupled to the local data bus.Type: ApplicationFiled: January 29, 2010Publication date: July 1, 2010Inventors: John M. Davis, Richard Takahashi
-
Patent number: 7685436Abstract: A security processor performs all or substantially all security and network processing to provide a secure I/O interface system to protect computing hardware from unauthorized access or attack. The security processor sends and receives all incoming and outgoing data packets for a host device and includes a packet engine, coupled to a local data bus, to process the incoming and outgoing packets. The processor further comprises a cryptographic core coupled to the packet engine to provide encryption and decryption processing for packets processed by the packet engine. The packet engine also handles classification processing for the incoming and outgoing packets. A modulo engine may be coupled to the local data bus.Type: GrantFiled: July 30, 2004Date of Patent: March 23, 2010Assignee: ITT Manufacturing Enterprises, Inc.Inventors: John M. Davis, Richard Takahashi
-
Publication number: 20090147945Abstract: Architecture for embedding a cryptographic engine in a processor is disclosed. An ASIC processor is embedded with a programmable processing core, such as an FPGA, with the key register and I/O registers remaining in fixed logic.Type: ApplicationFiled: December 5, 2007Publication date: June 11, 2009Applicant: ITT MANUFACTURING ENTERPRISES, INC.Inventors: Bryan Doi, Kevin Osugi, Nhu-Ha Yup, Richard Takahashi
-
Publication number: 20060268507Abstract: A security circuit is disposed within the housing of an input/output (I/O) connector assembly that is configured to implement the functionality of a computer system I/O port. Thus, when the connector assembly is mounted on a computer system board the security circuit is mounted right along with the connector assembly. The I/O connector assembly includes a connector housing, an I/O connector, and the security circuit. The connector housing is adapted to mount on the computer system board. The I/O connector is disposed within the connector housing and defines a receptacle adapted to electrically couple to a peripheral device. The security circuit is disposed within the connector housing and is electrically coupled to the I/O port. The security circuit is configured to implement one or more security routines, and is transparent to the I/O functionality until it is needed to implement the security routines.Type: ApplicationFiled: May 26, 2005Publication date: November 30, 2006Inventor: Richard Takahashi
-
Publication number: 20060015553Abstract: A multi-function modulo processor architecture is capable of performing multiple modulo mathematic operations. The modulo processor includes a pipeline processing portion that iteratively computes a running partial modulo product using the operands of a modulo mathematic argument to obtain one or more final partial modulo products. The final partial modulo product is post-processed to obtain the final result.Type: ApplicationFiled: September 16, 2005Publication date: January 19, 2006Inventors: Richard Takahashi, Kevin Osugi
-
Publication number: 20060010191Abstract: A multi-function modulo processor architecture is capable of performing multiple modulo mathematic operations. The modulo processor includes a pipeline processing portion that iteratively computes a running partial modulo product using the operands of a modulo mathematic argument to obtain one or more final partial modulo products. The final partial modulo product is post-processed to obtain the final result.Type: ApplicationFiled: September 16, 2005Publication date: January 12, 2006Inventors: Richard Takahashi, Kevin Osugi
-
Publication number: 20050076228Abstract: A security processor performs all or substantially all security and network processing to provide a secure I/O interface system to protect computing hardware from unauthorized access or attack. The security processor sends and receives all incoming and outgoing data packets for a host device and includes a packet engine, coupled to a local data bus, to process the incoming and outgoing packets. The processor further comprises a cryptographic core coupled to the packet engine to provide encryption and decryption processing for packets processed by the packet engine. The packet engine also handles classification processing for the incoming and outgoing packets. A modulo engine may be coupled to the local data bus.Type: ApplicationFiled: July 30, 2004Publication date: April 7, 2005Inventors: John Davis, Richard Takahashi
-
Patent number: 6202152Abstract: A system and method for accelerating information transfers from an encrypted memory to a requesting device in a system utilizing a decryption engine is provided. The decryption engine fetches and decrypts a first information block having a greater byte count than the number of bytes of requested information. A current address, corresponding to a storage device address of the decrypted first information block residing at the output of the decryption engine, is compared to a requested address. The requested address corresponds to a storage device address of a second information block of which the requested information is a subset thereof. The second information block has a byte count equivalent to the byte count of the first information block which was decrypted by the decryption engine. A new block fetch of encrypted information from the encrypted storage device is initiated when the current address and the requested address are unequal.Type: GrantFiled: January 27, 1998Date of Patent: March 13, 2001Assignee: Philips Semiconductors, Inc.Inventors: Yongyut Yuenyongsgool, David Evoy, Richard Takahashi
-
Patent number: 5825878Abstract: A secure embedded memory management unit for a microprocessor is used for encrypted instruction and data transfer from an external memory. Physical security is obtained by embedding the direct memory access controller on the same chip with a microprocessor core, an internal memory, and an encryption/decryption logic. Data transfer to and from an external memory takes place between the external memory and the memory controller of the memory management unit. All firmware to and from the external memory is handled on a page-by-page basis. Since all of the processing takes place on buses internal to the chip, detection of clear unencrypted instructions and data is prevented.Type: GrantFiled: September 20, 1996Date of Patent: October 20, 1998Assignee: VLSI Technology, Inc.Inventors: Richard Takahashi, Daniel N. Heer