Patents by Inventor Richard W. Reeves
Richard W. Reeves has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9274938Abstract: A physical memory interface (Phy) and method of operating is disclosed. The Phy interface includes command and status registers (CSRs) configured to receive a first power context and second power context. Selection circuitry is configured to switch between the first and second power contexts. A plurality of adjustable delay elements are provided, each having a delay time responsive to the selected power context. A first set of CSRs configured may store the first power context and a second set of CSRs configured may store the second power context. The Phy interface may also include a plurality of drivers each having a selectable drive strength responsive to the selected power context. The Phy interface may also include a plurality of receivers each having a selectable termination impedance responsive to the selected power context. Switching between power contexts may result in adjusting of the delay elements, drive strength and/or termination impedance of one or more drivers/receivers.Type: GrantFiled: January 9, 2013Date of Patent: March 1, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Shawn Searles, Nicholas Todd Humphries, Brian W. Amick, Richard W. Reeves, Hanwoo Cho, Ronald L. Pettyjohn
-
Patent number: 8760946Abstract: Various method and apparatus embodiments for training a delay for enabling a data strobe signal in a memory subsystem are disclosed. In one embodiment, a system includes a memory controller configured to receive a data strobe signal. The memory controller includes a training circuit. The training circuit includes a first storage circuit coupled to receive the data strobe signal on a data input and an enable signal on a clock input, and a training unit configured to, based on an output signal received from the first flip-flop, adjust a phase of the enable signal until an assertion of the enable signal coincides with a preamble indication in the data strobe signal.Type: GrantFiled: May 22, 2012Date of Patent: June 24, 2014Assignee: Advanced Micro DevicesInventors: Glenn A Dearth, Warren R Anderson, Anwar P Kashem, Richard W Reeves, Edoardo Prete, Gerald R Talbot
-
Publication number: 20130315014Abstract: Various method and apparatus embodiments for training a delay for enabling a data strobe signal in a memory subsystem are disclosed. In one embodiment, a system includes a memory controller configured to receive a data strobe signal. The memory controller includes a training circuit. The training circuit includes a first storage circuit coupled to receive the data strobe signal on a data input and an enable signal on a clock input, and a training unit configured to, based on an output signal received from the first flip-flop, adjust a phase of the enable signal until an assertion of the enable signal coincides with a preamble indication in the data strobe signal.Type: ApplicationFiled: May 22, 2012Publication date: November 28, 2013Inventors: Glenn A Dearth, Warren R. Anderson, Anwar P. Kashem, Richard W. Reeves, Edoardo Prete, Gerald E. Talbot
-
Patent number: 8575972Abstract: A first plurality of clock signals including a first clock signal and a second clock signal is received, the first and second clock signal out of phase with each other. A second plurality of clock signals comprising a third clock signal and a fourth clock signal is received, the third and fourth clock signals out of phase with each other. A plurality of enable signals are received. A fifth clock signal is determined based on the first plurality of clock signals and the plurality of enable signals. A sixth clock signal is determined based on the second plurality of clock signals and the plurality of enable signals. A seventh clock signal is determined based on the fifth clock signal and the sixth clock signal.Type: GrantFiled: March 23, 2009Date of Patent: November 5, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Spencer M. Gold, Steven J. Kommrusch, Anwar P. Kashem
-
Patent number: 8356155Abstract: A physical memory interface (Phy) and method of operating is disclosed. The Phy interface includes command and status registers (CSRs) configured to receive a first power context and second power context. Selection circuitry is configured to switch between the first and second power contexts. A plurality of adjustable delay elements are provided, each having a delay time responsive to the selected power context. A first set of CSRs configured may store the first power context and a second set of CSRs configured may store the second power context. The Phy interface may also include a plurality of drivers each having a selectable drive strength responsive to the selected power context. The Phy interface may also include a plurality of receivers each having a selectable termination impedance responsive to the selected power context. Switching between power contexts may result in adjusting of the delay elements, drive strength and/or termination impedance of one or more drivers/receivers.Type: GrantFiled: October 22, 2010Date of Patent: January 15, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Shawn Searles, Nicholas T. Humphries, Brian W. Amick, Richard W. Reeves, Hanwoo Cho, Ronald L. Pettyjohn
-
Publication number: 20120066445Abstract: A physical memory interface (Phy) and method of operating is disclosed. The Phy interface includes command and status registers (CSRs) configured to receive a first power context and second power context. Selection circuitry is configured to switch between the first and second power contexts. A plurality of adjustable delay elements are provided, each having a delay time responsive to the selected power context. A first set of CSRs configured may store the first power context and a second set of CSRs configured may store the second power context. The Phy interface may also include a plurality of drivers each having a selectable drive strength responsive to the selected power context. The Phy interface may also include a plurality of receivers each having a selectable termination impedance responsive to the selected power context. Switching between power contexts may result in adjusting of the delay elements, drive strength and/or termination impedance of one or more drivers/receivers.Type: ApplicationFiled: October 22, 2010Publication date: March 15, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Shawn Searles, Nicholas T. Humphries, Brian W. Amick, Richard W. Reeves, Hanwoo Cho, Ronald L. Pettyjohn
-
Publication number: 20100237924Abstract: A first plurality of clock signals including a first clock signal and a second clock signal is received, the first and second clock signal out of phase with each other. A second plurality of clock signals comprising a third clock signal and a fourth clock signal is received, the third and fourth clock signals out of phase with each other. A plurality of enable signals are received. A fifth clock signal is determined based on the first plurality of clock signals and the plurality of enable signals. A sixth clock signal is determined based on the second plurality of clock signals and the plurality of enable signals. A seventh clock signal is determined based on the fifth clock signal and the sixth clock signal.Type: ApplicationFiled: March 23, 2009Publication date: September 23, 2010Applicant: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Spencer M. Gold, Steven J. Kommrusch, Anwar P. Kashem
-
Patent number: 7421525Abstract: A system including a host coupled to a serially connected chain of memory modules. In one embodiment, each of the memory modules includes a memory control hub for controlling access to a plurality of memory chips on the memory module. The memory modules are coupled serially in a chain to the host via a plurality of memory links. Each memory link may include an uplink for conveying transactions toward the host and a downlink for conveying transactions originating at the host to a next memory module in the chain. The uplink and the downlink may convey transactions using packets that include control and configuration packets and memory access packets. The memory control hub may convey a transaction received on a first downlink of a first memory link on a second downlink of a second memory link independent of decoding the transaction.Type: GrantFiled: May 10, 2004Date of Patent: September 2, 2008Assignee: Advanced Micro Devices, Inc.Inventors: R. Stephen Polzin, Frederick D. Weber, Gerald R. Talbot, Larry D. Hewitt, Richard W. Reeves, Shwetal A. Patel, Ross V. La Fetra, Dale E. Gulick, Mark D. Hummel, Paul C. Miranda
-
Patent number: 7269681Abstract: An integrated device (e.g., an integrated PCI bridge device) buffers received PCI bus strobe signals and distributes strobe signals for PCI receive data relative to the PCI data lines, enabling all PCI receive data to be latched using locally-generated PCI strobe signals generated based on the same PCI bus strobe signals. In addition, data line latch modules having primary and secondary flip-flops enable the PCI receive data to be held for an entire clock cycle, optimizing conversion between a PCI clock domain and a local clock domain of the PCI bridge device. A transmission circuit also can be configured to transmit data according to either double data rate (DDR) mode or quad data rate (QDR) mode in an efficient manner.Type: GrantFiled: December 1, 2004Date of Patent: September 11, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Austen John Hypher, Richard W. Reeves, Gerald Robert Talbot
-
Patent number: 7269679Abstract: A method is provided for utilizing four error correcting code (ECC) pin connections of a PCI/PCI-X bus for one of Grant (GNT) and Request (REQ) pin connections. The method determines a mode of the PCI bus to be PCI-X Mode 1, PCI-X Mode 2, or PCI. If the determined mode is PCI-X Mode 2, the four ECC pin connections are used as ECC pin connections, and if the determined mode is PCI or PCI-X Mode 1, each of the four ECC pin connections is used as a GNT pin connection or a REQ pin connection.Type: GrantFiled: June 14, 2005Date of Patent: September 11, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Hanwoo Cho, Richard W. Reeves
-
Patent number: 7256627Abstract: A phase alignment circuit having a phase selection circuit, a synchronizer, and a counter form a feedback loop for aligning a local clock signal with a received reference clock of a synchronous communications system. The phase selection circuit is configured for outputting the local clock signal as a phase-adjusted local clock having a selected phase based on a phase selection value specified by the counter. The synchronizer is configured for digitally sampling the received reference clock relative to the phase-adjusted local clock, and outputting a digital phase bit identifying whether the phase-adjusted local clock has a later phase relative to the received reference clock. The counter selectively increments or decrements a counted value based on the digital phase bit, and outputs to the phase selection circuit a prescribed number of most significant bits from the counted value as the phase selection value.Type: GrantFiled: January 13, 2005Date of Patent: August 14, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Gerald Robert Talbot, Richard W. Reeves
-
Patent number: 7257654Abstract: An integrated device (e.g., an integrated PCI bridge device), having configuration registers for storing configuration values, device logic for generating internal state values based on the configuration values, and a JTAG interface configured for receiving a serial input stream and outputting a serial output stream, further includes write logic and debug read logic. The write logic is configured for writing selected portions of the serial input stream into respective selected ones of the configuration registers, based on a detected input indicating a JTAG-based override. The debug read logic is configured, in response to a detected debug mode, for outputting selected internal state values for the serial output stream, based on selection values from the serial input stream and having been stored in a prescribed at least one of the selected configuration registers.Type: GrantFiled: November 9, 2004Date of Patent: August 14, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Austen John Hypher
-
Patent number: 7234015Abstract: A method is provided for selectively using a PCIXCAP pin input to detect PCI/PCI-X bus mode or as DC pin input. The method provides a PCI/PCI-X device having PCIXCAP pin input, and a circuit having a plurality of voltage level detection structures and an output corresponding to each voltage level detection structure. Each output is received by a first logic to detect the PCI bus mode of a device defining a first, PCIXCAP mode for the pin input. The method ensures that one of the plurality of voltage level detection structures may be used as a DC signal logic to provide a DC output signal to a second logic. A mode of the PCIXCAP pin input is selected so as to provide the DC output signal under conditions where the PCI/PCI-X bus mode is not being detected. In an embodiment, the DC output signal is used in as a PCI Hot-Plug interface signal.Type: GrantFiled: June 14, 2005Date of Patent: June 19, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Hanwoo Cho, Richard W. Reeves, Jelena Ilic
-
Patent number: 7103703Abstract: Duplicate PCI bridge devices are configured for synchronous initializations based on shared initialization signals. A first of the PCI bridge devices is configured to rely on bus arbitration performed by the second PCI bridge device. The first PCI bridge device also is configured for modifying an address of a data transaction received via a PCI bus, and forwarding the data transaction with the modified address to the second PCI bridge device via a link distinct from the PCI bus.Type: GrantFiled: June 14, 2004Date of Patent: September 5, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Austen John Hypher, David John Workman
-
Patent number: 7016213Abstract: A host is coupled to a serially connected chain of memory modules. In one embodiment, a method for initializing the host and each of memory modules includes the host transmitting a first synchronization pattern and a second synchronization pattern downstream in response to a reset condition. The method also includes each memory module in the serially connected chain of memory modules receiving and forwarding the first and the second synchronization pattern. Each memory module receives and forwards the first and the second synchronization pattern. Further, the method includes the host transmitting a plurality of NOP packets downstream in response to transmitting the second synchronization pattern. Lastly, the method includes a portion of the memory modules injecting and transmitting NOP packets upstream in response to receiving the second synchronization pattern from downstream.Type: GrantFiled: May 10, 2004Date of Patent: March 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Ross V. La Fetra, Paul C. Miranda
-
Publication number: 20040230718Abstract: A system including a host coupled to a serially connected chain of memory modules. In one embodiment, each of the memory modules includes a memory control hub for controlling access to a plurality of memory chips on the memory module. The memory modules are coupled serially in a chain to the host via a plurality of memory links. Each memory link may include an uplink for conveying transactions toward the host and a downlink for conveying transactions originating at the host to a next memory module in the chain. The uplink and the downlink may convey transactions using packets that include control and configuration packets and memory access packets. The memory control hub may convey a transaction received on a first downlink of a first memory link on a second downlink of a second memory link independent of decoding the transaction.Type: ApplicationFiled: May 10, 2004Publication date: November 18, 2004Applicant: Advanced Micro Devices, Inc.Inventors: R. Stephen Polzin, Frederick D. Weber, Gerald R. Talbot, Larry D. Hewitt, Richard W. Reeves, Shwetal A. Patel, Ross V. La Fetra, Dale E. Gulick, Mark D. Hummel, Paul C. Miranda
-
Patent number: 5155818Abstract: A method and system for handling a branch instruction which requires branching from a current instruction of a first instruction sequence to the first instruction of a second instruction sequence. The branch instruction is fetched and the next instruction of the first sequence is fetched while the branch instruction is displacement formatted. The first instruction of the second sequence is fetched while such next instruction is displacement formatted and the branch instruction is executed. The second instruction of the second sequence is fetched while the first instruction is displacement formatted, but the next instruction of the first sequence is not executed so that an execution wait occurs. The third instruction of the second sequence is then fetched while the second instruction is displacement formatted and the first instruction is executed.Type: GrantFiled: September 28, 1988Date of Patent: October 13, 1992Assignee: Data General CorporationInventors: James B. Stein, David L. Keating, Richard W. Reeves
-
Patent number: 4586546Abstract: An improved liquid handling device used for transferring a selected quantity of liquid from one receptacle to another. The device includes a meniscus tracking feature which minimizes mixing in a liquid sample and contact between the sample and a sample-handling pipette during a liquid-transfer operation. Further included is a volume-correcting feature for improving the accuracy of volume withdrawn into or dispensed from the pipette during a liquid handling operation.Type: GrantFiled: October 23, 1984Date of Patent: May 6, 1986Assignee: Cetus CorporationInventors: Louis M. Mezei, Richard W. Reeves, Richard A. Leath, Joseph T. Widunas