Patents by Inventor Richard Yachyang Sun
Richard Yachyang Sun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10628625Abstract: Configuring a hardware system includes providing a first data representative of a first assignment of a multitude of wires to a multitude of physical connections between a multitude of logic circuits of the hardware system, and transforming the first data into a second data representative of a second assignment of the multitude of wires to the multitude of physical connections. The transforming includes calculating a multitude of latencies each associated with a selected one of the multitude of wires, and assigning a first subset of the multitude of wires to at least one of the multitude of physical connections in accordance with a first improvement goal. The transforming causes the value of each one of the multitude of latencies that are associated with the first subset to be less than or equal to the first improvement goal, when the second data is used to configure the hardware system.Type: GrantFiled: April 3, 2017Date of Patent: April 21, 2020Assignee: SYNOPSYS, INC.Inventors: Daniel Geist, Dmitriy Mosheyev, Richard Yachyang Sun, Yoon Kah Leow
-
Patent number: 8296690Abstract: A design hierarchy based on an implementation set abstraction of a user design for an integrated circuit design includes a plurality of nodes and a definition for each of the nodes in the plurality of nodes that describes the type of elements contained in each node and the hierarchy defined by each of the nodes. Each node can include at least one implementation element of the design and the at least one implementation element can be selected among the group including a set of logical elements, a set of placed elements, and a set of placed and routed elements.Type: GrantFiled: February 7, 2008Date of Patent: October 23, 2012Assignee: Xilinx, Inc.Inventors: Raymond Kong, Daniel J. Downs, John J. Laurence, Richard Yachyang Sun, Sankaranarayanan Srinivasen
-
Patent number: 8141010Abstract: A design hierarchy based on an implementation set abstraction of a user design for an integrated circuit design includes a plurality of nodes and a definition for each of the nodes in the plurality of nodes that describes the type of elements contained in each node and the hierarchy defined by each of the nodes. Each node can include at least one implementation element of the design and the at least one implementation element can be selected among the group including a set of logical elements, a set of placed elements, and a set of placed and routed elements.Type: GrantFiled: February 8, 2008Date of Patent: March 20, 2012Assignee: Xilinx, Inc.Inventors: Raymond Kong, Daniel J. Downs, John J. Laurence, Richard Yachyang Sun, Sankaranarayanan Srinivasan
-
Patent number: 7360177Abstract: A design hierarchy based on an implementation set abstraction of a user design for an integrated circuit design includes a plurality of nodes and a definition for each of the nodes in the plurality of nodes that describes the type of elements contained in each node and the hierarchy defined by each of the nodes. Each node can include at least one implementation element of the design and the at least one implementation element can be selected among the group including a set of logical elements, a set of placed elements, and a set of placed and routed elements.Type: GrantFiled: August 6, 2004Date of Patent: April 15, 2008Assignee: Xilinx, Inc.Inventors: Raymond Kong, Daniel J. Downs, John J. Laurence, Richard Yachyang Sun, Sankaranarayanan Srinivasan
-
Patent number: 7290241Abstract: A method of managing behavior of algorithms includes specifying governing rules/policies that manage I-Set implementation directives, command line options, and environment variables and loading governing rules/policies into a behavior manager. Inside a client tool, the I-Set hierarchy processes and iterates one I-Set node at a time. Without more I-Sets to process, the method is done. If more, then the tool queries the Behavior Manager with an I-Set with symbolic designators of the queried behavior. The Behavior Manager can reply to the client tool indicating whether the queried behavior is to be supported on the appropriate logic of the I-Set node. If the algorithm for the I-Set node lacks the queried behavior, then another I-Set might require processing. If the algorithm for the I-Set node has the queried behavior, then the client tool applies the corresponding algorithm(s) on the appropriate logic.Type: GrantFiled: August 6, 2004Date of Patent: October 30, 2007Assignee: Xilinx, Inc.Inventors: Daniel J. Downs, John D. Bunte, Raymond Kong, John J. Laurence, Richard Yachyang Sun
-
Patent number: 7181704Abstract: A method of designing an integrated circuit using implementation directives for flow control can include the step of loading a design along with specified constraints, creating at least one instance of an data structure formed from a partial netlist, and decomposing at least one set of high level rules into simple implementation directives. The method can further include the steps of selectively attaching the simple implementation directives to the data structure, implementing a task manager which queries a data structure node to create a list of tasks to be performed on the data structure, and executing the list of tasks using a generic flow engine.Type: GrantFiled: August 6, 2004Date of Patent: February 20, 2007Assignee: Xilinx, Inc.Inventors: Daniel J. Downs, Raymond Kong, John J. Laurence, Sankaranarayanan Srinivasan, Richard Yachyang Sun
-
Patent number: 7171644Abstract: A method of implementing an integrated circuit design can include the steps of forming a base implementation set and forming a guide implementation set having a plurality of guide implementation set nodes. The method can further include the steps of depositing directives on at least one guide implementation set node (or each node) among the plurality of guide implementation set nodes. The method can further include the steps of creating and depositing tasks on at least one guide implementation set node (or each node) among the plurality of guide implementation set nodes. The method can further include the steps of invoking each task deposited on guide implementation set nodes as each node in the guide implementation set tree is visited.Type: GrantFiled: August 6, 2004Date of Patent: January 30, 2007Assignee: Xilinx, Inc.Inventors: John J. Laurence, Daniel J. Downs, Raymond Kong, Richard Yachyang Sun
-
Patent number: 7146583Abstract: A method of implementing a user integrated circuit (IC) design in a tree representation includes the step of introducing the tree representation for the user IC design in a partitioned manner including at least one sub-design to form a design abstraction of the user design. At least one sub-design can include a sub-design providing for multiple levels of implementation hierarchy. The method can further include the step of traversing the design abstraction in a top-down fashion to provide functions selected among floor planning, port assignment, and timing budgeting for at least one sub-design, and the step of traversing the design abstraction in a bottom-up fashion to facilitate at least one among resolution of resource conflicts and parallel processing of multiple sub-designs. Traversing the design abstraction in the bottom-up fashion can facilitate a re-budgeting of timing for the integrated circuit design.Type: GrantFiled: August 6, 2004Date of Patent: December 5, 2006Assignee: Xilinx, Inc.Inventors: Richard Yachyang Sun, Daniel J. Downs, Raymond Kong, John J. Laurence
-
Patent number: 6732349Abstract: Routing algorithms can be modified to increase the number of programmable interconnect points (PIPs) used in a routing pattern. A file is set up to store information on whether a PIP has been covered. The cost of a node can be decreased by a predetermined value if two nodes are connected by an uncovered PIP. In another embodiment, a file is set up to store a count for each PIP. The count is increased each time the PIP is used in a routing. The cost of a node can be increased by multiplying a predetermined value and the count of a PIP associated with the node.Type: GrantFiled: August 29, 2002Date of Patent: May 4, 2004Assignee: Xilinx, Inc.Inventors: Richard Yachyang Sun, Sandor S. Kalman, Sudip K. Nag
-
Patent number: 6134516Abstract: The SEmulation system provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. At a high level, the present invention may be embodied in each of the above four modes or various combinations of these modes. At the core of these modes is a software kernel which controls the overall operation of this system. The main control loop of the kernel executes the following steps: initialize system, evaluate active test-bench processes/components, evaluate clock components, detect clock edge, update registers and memories, propagate combinational components, advance simulation time, and continue the loop as long as active test-bench processes are present.Type: GrantFiled: February 5, 1998Date of Patent: October 17, 2000Assignee: Axis Systems, Inc.Inventors: Steven Wang, Ping-Sheng Tseng, Sharon Sheau-Pyng Lin, Ren-Song Tsay, Richard Yachyang Sun, Quincy Kun-Hsu Shen, Mike Mon Yen Tsai
-
Patent number: 6009256Abstract: The SEmulation system provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. At a high level, the present invention may be embodied in each of the above four modes or various combinations of these modes. At the core of these modes is a software kernel which controls the overall operation of this system. The main control loop of the kernel executes the following steps: initialize system, evaluate active test-bench processes/components, evaluate clock components, detect clock edge, update registers and memories, propagate combinational components, advance simulation time, and continue the loop as long as active test-bench processes are present.Type: GrantFiled: May 2, 1997Date of Patent: December 28, 1999Assignee: Axis Systems, Inc.Inventors: Ping-Sheng Tseng, Sharon Sheau-Pyng Lin, Quincy Kun-Hsu Shen, Richard Yachyang Sun, Mike Mon Yen Tsai, Ren-Song Tsay, Steven Wang