Patents by Inventor Robert A. Briano
Robert A. Briano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12265103Abstract: A sensor package comprising a lead frame, a current sensor die, and an interposer. The lead frame includes: (i) a primary conductor, (ii) a plurality of secondary leads, and (iii) a layer of dielectric material that is disposed between the primary conductor and the plurality of secondary leads. The current sensor die includes one or more sensing elements. The current sensor die is configured to measure a level of electrical current through the primary conductor of the lead frame. The interposer is disposed over the layer of dielectric material. The interposer includes a plurality of conductive traces that are configured to couple each of a plurality of terminals of the current sensor die to a respective one of the plurality of secondary leads.Type: GrantFiled: August 5, 2022Date of Patent: April 1, 2025Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Michael C. Doogue, William P. Taylor
-
Patent number: 12183662Abstract: Methods and apparatus for a signal isolator having enhanced creepage characteristics. In embodiments, an isolator includes a leadframe having first and second die paddles each having opposed first and second surfaces, a first die supported by the first surface of the first die paddle, and a second die supported by the first surface of the second die paddle. The first and second die paddles are configured enhanced creepage characteristics.Type: GrantFiled: March 27, 2024Date of Patent: December 31, 2024Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu, William P. Taylor
-
Patent number: 12163983Abstract: A packaged current sensor integrated circuit includes a primary conductor having an input portion and an output portion configured to carry a current to be measured by one or more magnetic sensing elements supported by a semiconductor die adjacent to the primary conductor. A method of fabricating the packaged current sensor integrated circuit includes partially encasing the lead frame in a first mold material, applying an insulator to one or more die attach pads, attaching a die to the insulator, electrically connecting the die to secondary leads, and providing a second mold to the subassembly. The package is configured to provide increased voltage isolation.Type: GrantFiled: November 8, 2022Date of Patent: December 10, 2024Assignee: Allegro MicroSystems, LLCInventors: Shixi Louis Liu, Robert A. Briano, Natasha Healey
-
Publication number: 20240234257Abstract: Methods and apparatus for a signal isolator having enhanced creepage characteristics. In embodiments, an isolator includes a leadframe having first and second die paddles each having opposed first and second surfaces, a first die supported by the first surface of the first die paddle, and a second die supported by the first surface of the second die paddle. The first and second die paddles are configured enhanced creepage characteristics.Type: ApplicationFiled: March 27, 2024Publication date: July 11, 2024Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu, William P. Taylor
-
Patent number: 11973008Abstract: Methods and apparatus for a signal isolator having enhanced creepage characteristics. In embodiments, a signal isolator IC package comprises a leadframe including a die paddle having a first surface to support a die and an exposed second surface. A die is supported by a die paddle wherein a width of the second surface of the die paddle is less than a width of the die.Type: GrantFiled: February 14, 2022Date of Patent: April 30, 2024Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu, William P. Taylor
-
Publication number: 20240047314Abstract: A current sensor integrated circuit package includes a primary conductor having an input portion and an output portion, both with reduced area edges. Secondary leads each have an exposed portion and an elongated portion that is offset with respect to the exposed portion. A semiconductor die is disposed adjacent to the primary conductor on an insulator portion and at least one magnetic field sensing element is supported by the semiconductor die. A package body includes a first portion enclosing the semiconductor die and a portion of the primary conductor and a second portion enclosing the elongated portion of the plurality of secondary leads. The first package body portion has a first width configured to expose the input and output portions of the primary conductor and the second package body portion has a second width between a first and second package body side edges that is larger than the first width.Type: ApplicationFiled: October 20, 2023Publication date: February 8, 2024Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu
-
Publication number: 20240044946Abstract: A sensor package comprising a lead frame, a current sensor die, and an interposer. The lead frame includes: (i) a primary conductor, (ii) a plurality of secondary leads, and (iii) a layer of dielectric material that is disposed between the primary conductor and the plurality of secondary leads. The current sensor die includes one or more sensing elements. The current sensor die is configured to measure a level of electrical current through the primary conductor of the lead frame. The interposer is disposed over the layer of dielectric material. The interposer includes a plurality of conductive traces that are configured to couple each of a plurality of terminals of the current sensor die to a respective one of the plurality of secondary leads.Type: ApplicationFiled: August 5, 2022Publication date: February 8, 2024Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Michael C. Doogue, William P. Taylor
-
Patent number: 11768229Abstract: A packaged current sensor integrated circuit includes a primary conductor having an input portion and an output portion configured to carry a current to be measured by a magnetic sensing element supported by a semiconductor die adjacent to the primary conductor. The primary current path contains a mechanical locking feature. The thickness of the molded body of the package is reduced to improve vibration immunity.Type: GrantFiled: March 10, 2022Date of Patent: September 26, 2023Assignee: Allegro MicroSystems, LLCInventors: Bradley Boden, Rishikesh Nikam, Robert A. Briano
-
Patent number: 11721648Abstract: Methods and apparatus for a signal isolator having reduced parasitics. An example embodiment, a signal isolator and include a first metal region electrically connected to a first die portion, a second die portion isolated from the first die portion, and a second metal region electrically connected to the second die portion. A third metal region can be electrically isolated from the first and second metal regions and a third die portion can be electrically isolated from the first, second and third metal regions. In embodiments, the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion.Type: GrantFiled: April 19, 2022Date of Patent: August 8, 2023Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Alejandro Gabriel Milesi
-
Publication number: 20230060219Abstract: A packaged current sensor integrated circuit includes a primary conductor having an input portion and an output portion configured to carry a current to be measured by one or more magnetic sensing elements supported by a semiconductor die adjacent to the primary conductor. A method of fabricating the packaged current sensor integrated circuit includes partially encasing the lead frame in a first mold material, applying an insulator to one or more die attach pads, attaching a die to the insulator, electrically connecting the die to secondary leads, and providing a second mold to the subassembly. The package is configured to provide increased voltage isolation.Type: ApplicationFiled: November 8, 2022Publication date: March 2, 2023Applicant: Allegro MicroSystems, LLCInventors: Shixi Louis Liu, Robert A. Briano, Natasha Healey
-
Publication number: 20230058695Abstract: A packaged current sensor integrated circuit includes a primary conductor having an input portion and an output portion configured to carry a current to be measured by a magnetic sensing element supported by a semiconductor die adjacent to the primary conductor. The primary current path contains a mechanical locking feature. The thickness of the molded body of the package is reduced to improve vibration immunity.Type: ApplicationFiled: March 10, 2022Publication date: February 23, 2023Applicant: Allegro MicroSystems, LLCInventors: Bradley Boden, Rishikesh Nikam, Robert A. Briano
-
Patent number: 11561112Abstract: Methods and apparatus for a current sensor having an elongate current conductor having an input and an output and a longitudinal axis. First, second, third and fourth magnetic field sensing elements are coupled in a bridge configuration and positioned in a plane parallel to a surface of the current conductor such that the second and fourth magnetic field sensing elements comprise inner elements and the first and third magnetic field sensing elements comprise outer elements. Embodiments of the sensor reduce the effects of stray fields on the sensor.Type: GrantFiled: March 13, 2020Date of Patent: January 24, 2023Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Paul A. David
-
Patent number: 11519946Abstract: A packaged current sensor integrated circuit includes a primary conductor having an input portion and an output portion configured to carry a current to be measured by a magnetic sensing element supported by a semiconductor die adjacent to the primary conductor. Each of the input portion and output portion of the primary conductor is exposed from orthogonal sides of the package body. A fault signal may be provided to indicate an overcurrent condition in the integrated current sensor package. The primary current path may be made of a thick lead frame material to reduce the primary current path resistance.Type: GrantFiled: August 23, 2021Date of Patent: December 6, 2022Assignee: Allegro MicroSystems, LLCInventors: Simon E. Rock, Alexander Latham, Robert A. Briano, Shixi Louis Liu
-
Publication number: 20220238461Abstract: Methods and apparatus for a signal isolator having reduced parasitics. An example embodiment, a signal isolator and include a first metal region electrically connected to a first die portion, a second die portion isolated from the first die portion, and a second metal region electrically connected to the second die portion. A third metal region can be electrically isolated from the first and second metal regions and a third die portion can be electrically isolated from the first, second and third metal regions. In embodiments, the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion.Type: ApplicationFiled: April 19, 2022Publication date: July 28, 2022Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Alejandro Gabriel Milesi
-
Publication number: 20220165647Abstract: Methods and apparatus for a signal isolator having enhanced creepage characteristics. In embodiments, a signal isolator IC package comprises a leadframe including a die paddle having a first surface to support a die and an exposed second surface. A die is supported by a die paddle wherein a width of the second surface of the die paddle is less than a width of the die.Type: ApplicationFiled: February 14, 2022Publication date: May 26, 2022Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu, William P. Taylor
-
Patent number: 11342288Abstract: Methods and apparatus for a signal isolator having reduced parasitics. An example embodiment, a signal isolator and include a first metal region electrically connected to a first die portion, a second die portion isolated from the first die portion, and a second metal region electrically connected to the second die portion. A third metal region can be electrically isolated from the first and second metal regions and a third die portion can be electrically isolated from the first, second and third metal regions. In embodiments, the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion.Type: GrantFiled: June 4, 2019Date of Patent: May 24, 2022Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Alejandro Gabriel Milesi
-
Publication number: 20220137103Abstract: Methods and apparatus for measuring a current difference between at least two current traces in a circuit board. Each wire or trace generates a magnetic field which may then be measured by at least one magnetic field sensing element positioned on an integrated circuit, such as a current sensor integrated circuit or a differential magnetic field sensor integrated circuit. An output disconnect signal may be provided from the current sensor or differential magnetic field sensing integrated circuit to indicate that a current difference above a predetermined threshold exists in the two or more current traces.Type: ApplicationFiled: October 29, 2020Publication date: May 5, 2022Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Wade Bussing, Timothy A. Clark
-
Patent number: 11320466Abstract: Methods and apparatus for measuring a current difference between at least two current traces in a circuit board. Each wire or trace generates a magnetic field which may then be measured by at least one magnetic field sensing element positioned on an integrated circuit, such as a current sensor integrated circuit or a differential magnetic field sensor integrated circuit. An output disconnect signal may be provided from the current sensor or differential magnetic field sensing integrated circuit to indicate that a current difference above a predetermined threshold exists in the two or more current traces.Type: GrantFiled: October 29, 2020Date of Patent: May 3, 2022Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Wade Bussing, Timothy A. Clark
-
Patent number: 11289406Abstract: Methods and apparatus for a signal isolator having enhanced creepage characteristics. In embodiments, a signal isolator IC package comprises a leadframe including a die paddle having a first surface to support a die and an exposed second surface. A die is supported by a die paddle wherein a width of the second surface of the die paddle is less than a width of the die.Type: GrantFiled: September 18, 2019Date of Patent: March 29, 2022Assignee: Allegro MicroSystems, LLCInventors: Robert A. Briano, Shixi Louis Liu, William P. Taylor
-
Publication number: 20210285794Abstract: Methods and apparatus for a current sensor having an elongate current conductor having an input and an output and a longitudinal axis. First, second, third and fourth magnetic field sensing elements are coupled in a bridge configuration and positioned in a plane parallel to a surface of the current conductor such that the second and fourth magnetic field sensing elements comprise inner elements and the first and third magnetic field sensing elements comprise outer elements. Embodiments of the sensor reduce the effects of stray fields on the sensor.Type: ApplicationFiled: March 13, 2020Publication date: September 16, 2021Applicant: Allegro MicroSystems, LLCInventors: Robert A. Briano, Paul A. David