Patents by Inventor Robert A. Dunstan
Robert A. Dunstan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10268815Abstract: An apparatus is described herein. The apparatus includes a controller and a proxy entity. The controller is to detect a peripheral device and authenticate the peripheral device according to a first protocol. The proxy entity that is to configure the peripheral device in an operable protocol in response to the authentication.Type: GrantFiled: June 26, 2015Date of Patent: April 23, 2019Assignee: Intel CorporationInventor: Robert A. Dunstan
-
Patent number: 10088514Abstract: Techniques described herein include a method, system, and apparatus for detecting an orientation configuration. For example, an apparatus having an all-in-one port may include a first configuration pin and a second configuration pin. The apparatus may also include logic configured to enter into an accessory mode based on a presence of a first signal on the first configuration pin and a second signal on the second configuration pin. The logic may be further configured to provide an orientation indication by altering the first signal on the first configuration pin.Type: GrantFiled: December 22, 2015Date of Patent: October 2, 2018Assignee: Intel CorporationInventors: Rolf Kuehnis, Robert A. Dunstan
-
Patent number: 10067545Abstract: The present disclosure provides a system and method for controlling power in an active cable via a circuit mechanism located internally within the cable assembly. The system may include a first device communicatively coupled to a second device via the cable assembly and a device power line. The circuit mechanism may control power to the cable assembly and a voltage comparator may be connected to the circuit mechanism to regulate the flow of power associated with the cable of the cable assembly.Type: GrantFiled: September 26, 2014Date of Patent: September 4, 2018Assignee: Intel CorporationInventor: Robert A. Dunstan
-
Patent number: 10025748Abstract: A system can include a host device and a remote terminal. The host device can include a host terminal, the host terminal including a host configuration manager to allocate a data lane to an I/O protocol and a protocol multiplexer to carry out allocation of the data lane based on the allocation of the configuration manager. The remote terminal can include a remote configuration manager. The remote configuration manager is to communicate with the remote configuration manager via a control bus to detect connection of an I/O device to an I/O port and to allocate the data lane to the I/O protocol.Type: GrantFiled: September 27, 2013Date of Patent: July 17, 2018Assignee: Intel CorporationInventors: Huimin Chen, Dennis M. Bell, Robert A. Dunstan, Duane G. Quiet, Gary A. Solomon
-
Patent number: 9996133Abstract: In one example a power management module comprises logic, at least partially including hardware logic, to detect a disconnection on at least one signaling contact in a receptacle prior to a disconnection on the at least one power contact in the receptacle, wherein the receptacle is adapted to mate with a plug, the receptacle comprising a plurality of electrical contacts including at least one power contact to connect with a power pin on the plug and at least one signaling contact to connect with a signaling pin on the plug and in response to the disconnection on the signaling contact, to switch a processor to a low power state prior to a disconnect between the at least one power contact in the receptacle and the power pin on the plug. Other examples may be described.Type: GrantFiled: December 21, 2015Date of Patent: June 12, 2018Assignee: Intel CorporationInventors: David W. Browning, Vijaykumar B. Kadgi, Robert A. Dunstan
-
Publication number: 20170293335Abstract: A Power Provider is described which comprises a pull-up resistive device to pull-up a sideband unit (SBU) pin; and logic to adjust voltage level on a power supply node (VBUS) according to the voltage and/or current condition on the SBU pin. A Power Consumer is described which comprises: logic to modulate voltage and/or current on SBU pin; and logic to receive a power supply on a power supply node (VBUS) according to the modulated voltage and/or current on the SBU pin. A USB system is described which comprises: a power provider having a first SBU pin which is pulled high; a power consumer having a second SBU pin, wherein the power consumer is operable to modulate voltage/current on the second SBU pin; and a USB Type-C cable coupled to the power provider and the power consumer such that the first and second SBU pins are electrically connected.Type: ApplicationFiled: May 31, 2016Publication date: October 12, 2017Inventors: Robert A. Dunstan, Don J. Nguyen, Chee Lim Nge, James M. Yoder
-
Patent number: 9755449Abstract: Systems and methods may provide for a charger that includes a converter with a battery port, a first bypass switch coupled to a first bus port and the battery port, and a second bypass switch coupled to a second bus port and the battery port. Additionally, a charge controller may use one or more control signals to manage power to be delivered from the first bus port through the first bypass switch to the battery port, and power to be delivered from the second bus port through the second bypass switch to the battery port.Type: GrantFiled: September 25, 2014Date of Patent: September 5, 2017Assignee: Intel CorporationInventors: Chee Lim Nge, Alexander B. Uan-Zo-Li, Robert A. Dunstan
-
Publication number: 20170177053Abstract: In one example a power management module comprises logic, at least partially including hardware logic, to detect a disconnection on at least one signaling contact in a receptacle prior to a disconnection on the at least one power contact in the receptacle, wherein the receptacle is adapted to mate with a plug, the receptacle comprising a plurality of electrical contacts including at least one power contact to connect with a power pin on the plug and at least one signaling contact to connect with a signaling pin on the plug and in response to the disconnection on the signaling contact, to switch a processor to a low power state prior to a disconnect between the at least one power contact in the receptacle and the power pin on the plug. Other examples may be described.Type: ApplicationFiled: December 21, 2015Publication date: June 22, 2017Inventors: David W. Browning, Vijaykumar B. Kadgi, Robert A. Dunstan
-
Publication number: 20170003346Abstract: Techniques described herein include a method, system, and apparatus for detecting an orientation configuration. For example, an apparatus having an all-in-one port may include a first configuration pin and a second configuration pin. The apparatus may also include logic configured to enter into an accessory mode based on a presence of a first signal on the first configuration pin and a second signal on the second configuration pin. The logic may be further configured to provide an orientation indication by altering the first signal on the first configuration pin.Type: ApplicationFiled: December 22, 2015Publication date: January 5, 2017Applicant: Intel CorporationInventors: Rolf Kuehnis, Robert A. Dunstan
-
Publication number: 20160378971Abstract: An apparatus is described herein. The apparatus includes a controller and a proxy entity. The controller is to detect a peripheral device and authenticate the peripheral device according to a first protocol. The proxy entity that is to configure the peripheral device in an operable protocol in response to the authentication.Type: ApplicationFiled: June 26, 2015Publication date: December 29, 2016Applicant: Intel CorporationInventor: Robert A. Dunstan
-
Publication number: 20160094071Abstract: Systems and methods may provide for a charger that includes a converter with a battery port, a first bypass switch coupled to a first bus port and the battery port, and a second bypass switch coupled to a second bus port and the battery port. Additionally, a charge controller may use one or more control signals to manage power to be delivered from the first bus port through the first bypass switch to the battery port, and power to be delivered from the second bus port through the second bypass switch to the battery port.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Inventors: CHEE LIM NGE, ALEXANDER B. UAN-ZO-LI, ROBERT A. DUNSTAN
-
Patent number: 9104821Abstract: In some embodiments a detector detects a host or device coupled via a link. A port negotiates with a port of the detected host or device and determines whether to operate as a host and/or as a device. Other embodiments are described and claimed.Type: GrantFiled: December 31, 2008Date of Patent: August 11, 2015Assignee: Intel CorporationInventors: Robert A. Dunstan, Gary A. Solomon, Joseph A. Schaefer
-
Publication number: 20150212497Abstract: The present disclosure provides a system and method for controlling power in an active cable via a circuit mechanism located internally within the cable assembly. The system may include a first device communicatively coupled to a second device via the cable assembly and a device power line. The circuit mechanism may control power to the cable assembly and a voltage comparator may be connected to the circuit mechanism to regulate the flow of power associated with the cable of the cable assembly.Type: ApplicationFiled: September 26, 2014Publication date: July 30, 2015Applicant: Intel CorporationInventor: Robert A. Dunstan
-
Patent number: 9069697Abstract: In some embodiments a Universal Serial Bus cable includes a first differential pair to transmit bus signals, and a second differential pair to transmit bus signals in a same direction as the bus signals transmitted by the first differential pair. In this manner, a bandwidth of the Universal Serial Bus cable is doubled in that same direction. Other embodiments are described and claimed.Type: GrantFiled: May 23, 2014Date of Patent: June 30, 2015Assignee: INTEL CORPORATIONInventors: Gary Solomon, Robert A. Dunstan, Joe Schaefer, Brad Saunders
-
Publication number: 20150095531Abstract: A system can include a host device and a remote terminal. The host device can include a host terminal, the host terminal including a host configuration manager to allocate a data lane to an I/O protocol and a protocol multiplexer to carry out allocation of the data lane based on the allocation of the configuration manager. The remote terminal can include a remote configuration manager. The remote configuration manager is to communicate with the remote configuration manager via a control bus to detect connection of an I/O device to an I/O port and to allocate the data lane to the I/O protocol.Type: ApplicationFiled: September 27, 2013Publication date: April 2, 2015Inventors: HUIMIN CHEN, DENNIS M. BELL, ROBERT A. DUNSTAN, DUANE G. QUIET, GARY A. SOLOMON
-
Patent number: 8935547Abstract: A method and apparatus for user activity-based dynamic power management and policy creation for mobile platforms are described. In one embodiment, the method includes the monitoring of one or more sensor values of a mobile platform device to gather sensor activity data. Once the sensor activity data is gathered, the user state may be predicted according to the gathered user activity and an updated user state model. In one embodiment, the user state model is updated according to the sensor activity data. In one embodiment, a switch occurs from the present power management policy to a new power management policy if the new user state differs from a present user state by a predetermined amount. In one embodiment, at least one time-out parameter of a selected power management policy may be adjusted to comply with a predicted user state. Other embodiments are described and claimed.Type: GrantFiled: November 20, 2012Date of Patent: January 13, 2015Assignee: Intel CorporationInventors: Georgios N. Theocharous, Nilesh N. Shah, Uttam K. Sengupta, William N. Schilit, Kelan C. Silvester, Robert A. Dunstan
-
Publication number: 20140372659Abstract: In some embodiments a Universal Serial Bus cable includes a first differential pair to transmit bus signals, and a second differential pair to transmit bus signals in a same direction as the bus signals transmitted by the first differential pair. In this manner, a bandwidth of the Universal Serial Bus cable is doubled in that same direction. Other embodiments are described and claimed.Type: ApplicationFiled: May 23, 2014Publication date: December 18, 2014Inventors: Gary Solomon, Robert A. Dunstan, Joe Schaefer, Brad Saunders
-
Patent number: 8762585Abstract: In some embodiments a Universal Serial Bus cable includes a first differential pair to transmit bus signals, and a second differential pair to transmit bus signals in a same direction as the bus signals transmitted by the first differential pair. In this manner, a bandwidth of the Universal Serial Bus cable is doubled in that same direction. Other embodiments are described and claimed.Type: GrantFiled: December 21, 2012Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Gary Solomon, Robert A. Dunstan, Joe Schaefer, Brad Saunders
-
Patent number: 8661173Abstract: A striping system and method for distributing a payload of data across a plurality of parallel USB cables from a source to a destination is described. The striping devices reside in the architecture of a source and destination connected by more than one standardized USB bus cable. The striping devices increase the bandwidth between the source and the destination by providing more lanes of data traffic and utilizing segmentation and reassembly to ensure that the data is split up and then reassembled correctly into the original stream at the destination. The striping devices allow for user determination of usability along with self diagnostics as to the source's and destination's ability to handle striping. Other embodiments are described.Type: GrantFiled: March 31, 2008Date of Patent: February 25, 2014Assignee: Intel CorporationInventors: Gary Solomon, Joe Schaefer, Robert A. Dunstan
-
Patent number: 8612060Abstract: Methods and systems may include an apparatus having a power line interface and a controller with management logic. The management logic can manage the power delivery policies of devices connected to the power line interface based on changes in the power delivery capability of the apparatus.Type: GrantFiled: September 24, 2010Date of Patent: December 17, 2013Assignee: Intel CorporationInventors: David J. Harriman, Robert A. Dunstan, Abdul R. Ismail