Patents by Inventor Robert A. Hillman
Robert A. Hillman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150204431Abstract: A locking differential assembly includes a differential case defining an axis of rotation and a gear chamber. A first side gear is at a first end of the differential case. A second side gear is at a second end of the differential case opposite the first end for selectable rotation relative to the differential case. At least two pinion gears are rotatably supported in the gear chamber in meshing engagement with the first side gear and the second side gear. A solenoid is at the first end. A plunger is selectably magnetically actuatable by the solenoid. A lock ring is selectably engagable with the second side gear to selectably prevent the side gear from rotating relative to the differential case. At least two relay rods are each connected to the plunger and to the lock ring to cause the lock ring to remain a fixed predetermined distance from the plunger.Type: ApplicationFiled: December 9, 2014Publication date: July 23, 2015Inventors: Steven J. Cochren, Daniel Stanley Frazier, Chad Robert Hillman, John Kimmel Vandervoort
-
Patent number: 8930753Abstract: This disclosure provides apparatus, methods and systems for error correction in multi processor systems. Some implementations include a plurality of computing modules, each computing module including a processor. Each processor may include processing state. In some other implementations, each computing module may also include a memory. Upon receiving a signal to perform a partial re-synchronization, a hash of each processor's state data may be performed. In some embodiments, a hash of at least a portion of each computing module's memory data may also be performed. The hashes for each processor are then compared to determine majority hashes and possible minority hashes. Upon identifying a minority hash, the computing module that produced the minority hash may receive new processing state data from one of the computing modules that produced a majority hash.Type: GrantFiled: October 28, 2011Date of Patent: January 6, 2015Assignee: Maxwell Technologies, Inc.Inventors: Robert Hillman, Gale Williamson
-
Publication number: 20140375792Abstract: Systems and methods of self-referenced quantitative phase microscopy (SrQPM). The SrQPM systems and methods provide single-shot, full-field imaging capability for increased imaging speed, and near-common-path geometry for increased phase stability, allowing the study of internal structures of biological cells, live cell dynamics, and the like.Type: ApplicationFiled: December 10, 2012Publication date: December 25, 2014Applicant: Massachusetts Institute of TechnologyInventors: Zahid Yaqoob, Niyom Lue, Timothy Robert Hillman
-
Publication number: 20140173610Abstract: Methods and systems of operating a computer system including a processor are disclosed. In one aspect, a method includes providing a discretized operating system for controlling applications executed by the computer system, and replacing an idle task of the discretized operating system with a substitute idle task that causes the processor to enter a dormant mode, a priority level of the substitute idle task being the same as a priority level of the idle task.Type: ApplicationFiled: February 24, 2014Publication date: June 19, 2014Applicant: MAXWELL TECHNOLOGIES, INC.Inventors: Mark Steven Conrad, Robert A. Hillman
-
Patent number: 8661446Abstract: A method for reducing power consumption and heat generation in a computer system employs a substitute idle task that puts the processor into a dormant mode, e.g., sleep, nap, or doze mode. The substitute idle task replaces a conventional operating system idle task. The substitute idle task may have a low priority, such as that of the conventional idle task, which it replaces. At each occurrence of a quantum interrupt, a task scheduler schedules applications for execution during the accompanying time slice. After the scheduled applications are done, the substitute idle task is executed. The dormant mode caused by the idle task reduces the system's power consumption. The idle task may also have a high priority and be designed to run for a predetermined percentage of time. As the processor spends the predetermined percentage of time in the dormant mode, known power consumption reduction may be guaranteed in the system.Type: GrantFiled: June 1, 2011Date of Patent: February 25, 2014Assignee: Maxwell Technologies, Inc.Inventors: Mark Steven Conrad, Robert A. Hillman
-
Publication number: 20120117419Abstract: This disclosure provides apparatus, methods and systems for error correction in multi processor systems. Some implementations include a plurality of computing modules, each computing module including a processor. Each processor may include processing state. In some other implementations, each computing module may also include a memory. Upon receiving a signal to perform a partial re-synchronization, a hash of each processor's state data may be performed. In some embodiments, a hash of at least a portion of each computing module's memory data may also be performed. The hashes for each processor are then compared to determine majority hashes and possible minority hashes. Upon identifying a minority hash, the computing module that produced the minority hash may receive new processing state data from one of the computing modules that produced a majority hash.Type: ApplicationFiled: October 28, 2011Publication date: May 10, 2012Applicant: Maxwell Technologies, Inc.Inventors: Robert Hillman, Gale Williamson
-
Patent number: 8032889Abstract: A method for reducing power consumption and heat generation in a computer system employs a substitute idle task that puts the processor into a dormant mode, e.g., sleep, nap, or doze mode. The substitute idle task replaces a conventional operating system idle task. The substitute idle task may have a low priority, such as that of the conventional idle task, which it replaces. At each occurrence of a quantum interrupt, a task scheduler schedules applications for execution during the accompanying time slice. After the scheduled applications are done, the substitute idle task is executed. The dormant mode caused by the idle task reduces the system's power consumption. The idle task may also have a high priority and be designed to run for a predetermined percentage of time. Because the processor spends the predetermined percentage of time in the dormant mode, known power consumption reduction may be guaranteed in the system.Type: GrantFiled: April 5, 2006Date of Patent: October 4, 2011Assignee: Maxwell Technologies, Inc.Inventors: Mark Steven Conrad, Robert A. Hillman
-
Publication number: 20110231684Abstract: A method for reducing power consumption and heat generation in a computer system employs a substitute idle task that puts the processor into a dormant mode, e.g., sleep, nap, or doze mode. The substitute idle task replaces a conventional operating system idle task. The substitute idle task may have a low priority, such as that of the conventional idle task, which it replaces. At each occurrence of a quantum interrupt, a task scheduler schedules applications for execution during the accompanying time slice. After the scheduled applications are done, the substitute idle task is executed. The dormant mode caused by the idle task reduces the system's power consumption. The idle task may also have a high priority and be designed to run for a predetermined percentage of time. As the processor spends the predetermined percentage of time in the dormant mode, known power consumption reduction may be guaranteed in the system.Type: ApplicationFiled: June 1, 2011Publication date: September 22, 2011Applicant: MAXWELL TECHNOLOGIES, INC.Inventors: Mark Steven Conrad, Robert A. Hillman
-
Patent number: 7890799Abstract: The fault-tolerant or self-correcting computer system is disclosed. The computer system that is provided with various sets of protections against failures that may be caused by space radiation, for example. Improved reliability of the system is achieved by scrubbing of the components on a regular schedule, rather than waiting for an error to be detected. Thus, errors that may go undetected for an extended period are not allowed to propagate and further damage the system. Three or more processors are provided to operate in parallel, and a controller is provided to receive signals from the processors and, using a voting logic, determines a majority signal value. In this manner, the controller can detect an error when a signal from one of the processors differs from the majority signal. The system is also provided with a scrubbing module for resynchronizing the processors after a predetermined milestone has been reached.Type: GrantFiled: December 16, 2008Date of Patent: February 15, 2011Assignee: Maxwell Technologies, Inc.Inventors: Robert A. Hillman, Mark Steven Conrad
-
Patent number: 7726678Abstract: A sliding fifth wheel assembly for slidably connecting a trailer hitch to a vehicle, comprising at least one rail connectable to the vehicle and a platform connectable to the trailer hitch. The platform is slidably mounted to the rail for movement between a forward position and a rearward position. At least one stop bar is connected to the platform, and at least one locking bar is pivotally mounted to the rail for selective engagement with the stop bar to retain the platform in either the forward position or the rearward position. The locking bar may be selectively engaged by at least one actuator.Type: GrantFiled: September 18, 2007Date of Patent: June 1, 2010Assignee: Hensley Manufacturing, Inc.Inventors: Colin Connell, Robert Hillman
-
Patent number: 7613948Abstract: A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from other computer components, so that the other components see only majority vote outputs of the processors. Processor resynchronization, initiated at predetermined time, milestones, and/or in response to processor faults, protects the computer from single event upsets. During resynchronization, processor state data is flushed and an instance of these data in accordance with processor majority vote is stored. Processor caches are flushed to update computer memory with more recent data stored in the caches. The caches are invalidated and disabled, and snooping is disabled. A controller is notified that snooping has been disabled. In response to the notification, the controller performs a hardware reset of the processors. The processors are loaded with the stored state data, and snooping and caches are enabled.Type: GrantFiled: February 19, 2008Date of Patent: November 3, 2009Assignee: Maxwell Technologies, Inc.Inventors: Robert A. Hillman, Mark Steven Conrad
-
Patent number: 7475326Abstract: A method and a system for the detection and correction of errors in memory systems is disclosed. In one embodiment, a method of error detection in a memory system having a plurality (m>1) of memory devices includes generating check bits for each of a plurality of data sets, dividing each memory device into a plurality (n>1) of segments. The plurality of data sets are interleaved to form a plurality (p>1) of words. Each word includes at least one segment from two or more of the memory devices. Detection and correction may utilize oneor more parallel Reed-Solomon decoder and encoder. The system and method allow for the efficient detection and/or correction of memory device errors and bit errors in one or more memory devices.Type: GrantFiled: June 4, 2004Date of Patent: January 6, 2009Assignee: Maxwell Technologies, Inc.Inventor: Robert Hillman
-
Patent number: 7437599Abstract: A system and method for effectively implementing an immunity mode in an electronic device includes a processor module for executing processing tasks for the electronic device. The processor module includes processor information, such as processor states and processor data, for executing the processing tasks. The electronic device also includes a protected memory for storing electronic information in an optimally secure manner. An immunity manager may then perform protection procedures to store at least a portion of the vulnerable processor information into the protected memory in response to an immunity mode trigger event such as the processor module entering an idle state.Type: GrantFiled: February 15, 2005Date of Patent: October 14, 2008Assignee: Maxwell Technologies, Inc.Inventor: Robert A. Hillman
-
Patent number: 7415630Abstract: A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from other computer components, so that the other components see only majority vote outputs of the processors. Processor resynchronization, initiated at predetermined time, milestones, and/or in response to processor faults, protects the computer from single event upsets. During resynchronization, processor state data is flushed and an instance of these data in accordance with processor majority vote is stored. Processor caches are flushed to update computer memory with more recent data stored in the caches. The caches are invalidated and disabled, and snooping is disabled. A controller is notified that snooping has been disabled. In response to the notification, the controller performs a hardware reset of the processors. The processors are loaded with the stored state data, and snooping and caches are enabled.Type: GrantFiled: February 16, 2006Date of Patent: August 19, 2008Assignee: Maxwell Technologies, Inc.Inventors: Robert A. Hillman, Mark Steven Conrad
-
Publication number: 20080141057Abstract: A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from other computer components, so that the other components see only majority vote outputs of the processors. Processor resynchronization, initiated at predetermined time, milestones, and/or in response to processor faults, protects the computer from single event upsets. During resynchronization, processor state data is flushed and an instance of these data in accordance with processor majority vote is stored. Processor caches are flushed to update computer memory with more recent data stored in the caches. The caches are invalidated and disabled, and snooping is disabled. A controller is notified that snooping has been disabled. In response to the notification, the controller performs a hardware reset of the processors. The processors are loaded with the stored state data, and snooping and caches are enabled.Type: ApplicationFiled: February 19, 2008Publication date: June 12, 2008Applicant: Maxwell Technologies, Inc.Inventors: Robert A. Hillman, Mark Steven Conrad
-
Publication number: 20070240163Abstract: A method for reducing power consumption and heat generation in a computer system employs a substitute idle task that puts the processor into a dormant mode, e.g., sleep, nap, or doze mode. The substitute idle task replaces a conventional operating system idle task. The substitute idle task may have a low priority, such as that of the conventional idle task, which it replaces. At each occurrence of a quantum interrupt, a task scheduler schedules applications for execution during the accompanying time slice. After the scheduled applications are done, the substitute idle task is executed. The dormant mode caused by the idle task reduces the system's power consumption. The idle task may also have a high priority and be designed to run for a predetermined percentage of time. Because the processor spends the predetermined percentage of time in the dormant mode, known power consumption reduction may be guaranteed in the system.Type: ApplicationFiled: April 5, 2006Publication date: October 11, 2007Applicant: Maxwell Technologies, Inc.Inventors: Mark Conrad, Robert Hillman
-
Publication number: 20060184824Abstract: A system and method for effectively implementing an immunity mode in an electronic device includes a processor module for executing processing tasks for the electronic device. The processor module includes processor information, such as processor states and processor data, for executing the processing tasks. The electronic device also includes a protected memory for storing electronic information in an optimally secure manner. An immunity manager may then perform protection procedures to store at least a portion of the vulnerable processor information into the protected memory in response to an immunity mode trigger event such as the processor module entering an idle state.Type: ApplicationFiled: February 15, 2005Publication date: August 17, 2006Inventor: Robert Hillman
-
Publication number: 20060184735Abstract: A system and method for efficiently performing processing operations includes a processor configured to control processing operations in an electronic apparatus, and a memory coupled to the electronic apparatus for storing electronic information. A cache is provided for locally storing cache data copied by the processor from target data in the memory. The processor typically modifies the cache data stored in the cache. When an external device initiates a read operation to access the target data, the processor responsively updates the target data with the cache data. In addition, the processor utilizes cache-data retention procedures to retain the cache data locally in the cache to facilitate subsequent processing operations.Type: ApplicationFiled: February 15, 2005Publication date: August 17, 2006Inventor: Robert Hillman
-
Publication number: 20060143513Abstract: A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from other computer components, so that the other components see only majority vote outputs of the processors. Processor resynchronization, initiated at predetermined time, milestones, and/or in response to processor faults, protects the computer from single event upsets. During resynchronization, processor state data is flushed and an instance of these data in accordance with processor majority vote is stored. Processor caches are flushed to update computer memory with more recent data stored in the caches. The caches are invalidated and disabled, and snooping is disabled. A controller is notified that snooping has been disabled. In response to the notification, the controller performs a hardware reset of the processors. The processors are loaded with the stored state data, and snooping and caches are enabled.Type: ApplicationFiled: February 16, 2006Publication date: June 29, 2006Inventors: Robert Hillman, Mark Conrad
-
Publication number: 20050281412Abstract: A voice prosthesis includes a voice actuator for generating a signal to be modulated into speech and a neural interface for receiving a signal indicative of neural activity. A signal processing system in communication with both the neural interface and the voice actuator is configured to provide the voice actuator with a control signal representative of the neural activity.Type: ApplicationFiled: June 16, 2004Publication date: December 22, 2005Inventors: Robert Hillman, Steven Zeitels, James Kobler, James Heaton, Ehab Goldstein