Patents by Inventor Robert B. Ogle
Robert B. Ogle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7964905Abstract: The invention provides core stacks for flash memory with an anti-reflective interpoly dielectric. Instead of requiring an anti-reflective coating at the top of the a stack, the present invention uses the interpoly layer as an anti-reflective coating in conjunction with a transmissive second polymer layer. Light is transmitted through the transmissive second polymer layer to the anti-reflective interpoly dielectric layer. The transmissive second polymer layer is formed from an amorphous silicon or polysilicon. Silicon oxynitride (SiON), as formed in the present invention, having a good dielectric constant K, is tailored in its index of refraction and in its thickness for utilization as both a good interpoly material and an anti-reflective coating.Type: GrantFiled: June 9, 2000Date of Patent: June 21, 2011Assignee: Spansion LLC.Inventors: Robert B. Ogle, Jr., Marina V. Plat, Mark T. Ramsbey
-
Patent number: 7863128Abstract: A memory device may include a substrate, a first dielectric layer formed over the substrate and a charge storage element formed over the first dielectric layer. The memory device may also include a second dielectric layer formed over the charge storage element and a third dielectric layer formed over the second dielectric layer. The third dielectric layer may have a high dielectric constant and may be deposited at a relatively high temperature. A control gate may be formed over the third dielectric layer.Type: GrantFiled: February 4, 2005Date of Patent: January 4, 2011Assignees: Spansion LLC, GLOBALFOUNDRIES, Inc.Inventors: Joong Jeon, Takashi Whitney Orimoto, Robert B. Ogle, Harpreet Sachar, Wei Zheng
-
Patent number: 7354826Abstract: According to one exemplary embodiment, a method of fabricating a bitline in a memory array includes forming a trench in a substrate, where the trench has sidewalls and a bottom surface. The method further includes performing a selective epitaxial process to partially fill the trench with selective epitaxially grown silicon, where the selective epitaxially grown silicon is situated on the sidewalls and bottom surface of the trench. The selective epitaxially grown silicon is doped in the selective epitaxial process. The method further includes performing a silicon reflow process to cause the selective epitaxially silicon to be redistributed in the trench. The method further includes performing a number of selective epitaxial process/silicon reflow process cycles to substantially fill the trench with the selective epitaxially grown silicon. The method further includes extending a top surface of the selective epitaxially grown silicon in the trench above an ONO stack to form the bitline.Type: GrantFiled: April 22, 2005Date of Patent: April 8, 2008Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Takashi Orimoto, Robert B. Ogle, Rinji Sugino
-
Patent number: 7351638Abstract: A method of manufacturing a semiconductor device includes forming a gate electrode over a substrate, implanting dopants into the substrate and activating the dopants using laser thermal annealing. During annealing, the laser and substrate are moved relative to one another, and the movement of the laser and the substrate relative to one another does not pause between and during activating one portion of the source/drain regions and activating another portion of the source/drain regions. Each pulse from the laser can respectively irradiate different portions of the source/drain regions, and a spot area of the laser is less than 50 millimeter2.Type: GrantFiled: December 18, 2001Date of Patent: April 1, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Cyrus E. Tabery, Eric N. Paton, Bin Yu, Qi Xiang, Robert B. Ogle
-
Patent number: 7211489Abstract: The present invention enables the production of improved high-reliability, high-density semiconductor devices. The present invention provides the high-density semiconductor devices by decreasing the size of semiconductor device structures, such as gate channel lengths. Short-channel effects are prevented by the use of highly localized halo implant regions formed in the device channel. Highly localized halo implant regions are formed by a tilt pre-amorphization implant and a laser thermal anneal of the halo implant region.Type: GrantFiled: September 7, 2004Date of Patent: May 1, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 7091097Abstract: A method of fabricating a semiconductor device comprises forming a gate electrode over a substrate and forming deep amorphous regions within the substrate. And implanting dopants to form deep source/drain regions at a depth less than that of the deep amorphous regions, partially re-crystallizing portions of the deep amorphous regions to reduce their depth, and re-crystallizing the reduced amorphous regions to form activated final source/drain regions.Type: GrantFiled: September 3, 2004Date of Patent: August 15, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Qi Xiang, Cyrus E. Tabery, Bin Yu, Robert B. Ogle
-
Patent number: 7026211Abstract: A semiconductor component having smooth, void-free conductive layers and a method for manufacturing the semiconductor component. Surface features such as gate structures are formed on a semiconductor substrate. A layer of insulating material is formed on the gate structures and a layer of polysilicon is formed on the layer of insulating material. The layer of polysilicon is annealed in a hydrogen ambient to redistribute the silicon atoms of the polysilicon layer. Redistribution of the atoms fills voids that may be present in the layer of polysilicon and smoothes the surface of the layer of polysilicon. Another layer of polysilicon is formed over the annealed layer of polysilicon. This polysilicon layer is annealed in a hydrogen ambient to redistribute the silicon atoms and smooth the surface of the polysilicon layer, thereby forming a subsequently annealed polysilicon layer. Control gate structures are formed from the subsequently annealed polysilicon layer.Type: GrantFiled: March 8, 2004Date of Patent: April 11, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Rinji Sugino, Joong S. Jeon, Robert B. Ogle, Jr.
-
Patent number: 7001814Abstract: A method of manufacturing an ONO (oxide-nitride-oxide) insulating layer for a flash memory device, the insulating layer including a first oxide layer, a nitride layer over the first oxide layer, and a second oxide layer over the nitride layer, wherein at least one of the first oxide layer, the nitride layer and the second oxide layer are conditioned using laser thermal annealing.Type: GrantFiled: May 16, 2003Date of Patent: February 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Mark T. Ramsbey, Robert B. Ogle
-
Patent number: 6992370Abstract: According to one embodiment, a memory cell structure comprises a semiconductor substrate, a first silicon oxide layer situated over the semiconductor substrate, a charge storing layer situated over the first silicon oxide layer, a second silicon oxide layer situated over the charge storing layer, and a gate layer situated over the second silicon oxide layer. In the exemplary embodiment, the charge storing layer comprises silicon nitride having reduced hydrogen content, e.g., in the range of about 0 to 0.5 atomic percent. As a result, the reduced hydrogen content reduces the charge loss in the charge storing layer. The reduced charge loss in the charge storing layer has the benefit of reducing threshold voltage shifts, programming data loss, and programming capability loss in the memory device, thereby improving memory device performance.Type: GrantFiled: September 4, 2003Date of Patent: January 31, 2006Assignee: Advanced Micro Devices, Inc.Inventors: George J. Kluth, Robert B. Clark-Phelps, Joong S. Jeon, Huicai Zhong, Arvind Halliyal, Mark T. Ramsbey, Robert B. Ogle, Jr., Kuo T. Chang, Wenmei Li
-
Patent number: 6902966Abstract: A method of manufacturing a MOSFET semiconductor device comprises forming a gate electrode over a substrate and a gate oxide between the gate electrode and the substrate; forming source/drain extensions in the substrate; forming first and second sidewall spacers; implanting dopants within the substrate to form source/drain regions in the substrate adjacent to the sidewalls spacers; laser thermal annealing to activate the source/drain regions; depositing a layer of nickel over the source/drain regions; and annealing to form a nickel silicide layer disposed on the source/drain regions. The source/drain extensions and sidewall spacers are adjacent to the gate electrode. The source/drain extensions can have a depth of about 50 to 300 angstroms, and the source/drain regions can have a depth of about 400 to 1000 angstroms. The annealing is at temperatures from about 350 to 500° C.Type: GrantFiled: October 25, 2001Date of Patent: June 7, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Qi Xiang
-
Patent number: 6867080Abstract: A method is provided for eliminating uneven heating of substrate active areas during laser thermal annealing (LTA) due to variations in gate electrode density. Embodiments include adding dummy structures, formed simultaneously with the gate electrodes, to “fill in” the spaces between isolated gate electrodes, such that the spacing between the gate electrodes and the dummy structures is the same as the spacing between the densest array of device structures on the substrate surface. Since the surface features (i.e., the gate electrodes and the dummy structures) appear substantially uniform to the LTA laser, the laser radiation is uniformly absorbed by the substrate, and the substrate surface is evenly heated.Type: GrantFiled: June 13, 2003Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Robert B. Ogle, Cyrus E. Tabery, Qi Xiang, Bin Yu
-
Patent number: 6867097Abstract: An improved method of making a flash memory cell including a substrate having a floating gate of a first thickness includes depositing an insulator on the substrate and over the floating gate. The insulator is preferably a high quality oxide. A portion of the insulator not covering the floating gate has a second thickness which is greater than the first thickness of the floating gate. The method further includes polishing the insulator until the second thickness is substantially equal to the first thickness. Polishing results in a planar floating gate and insulator layer. The method further includes sequentially depositing a dielectric layer and a control gate layer on the planar floating gate and insulator layer and then etching these layers to complete the stacked gate structure of the memory cell.Type: GrantFiled: October 28, 1999Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Mark T. Ramsbey, Robert B. Ogle, Tommy C. Hsiao, Angela T. Hui, Tuan Duc Pham, Marina V. Plat, Lewis Shen
-
Patent number: 6858496Abstract: A method of forming a dielectric structure for a flash memory cell includes forming a first layer of silicon dioxide, forming a layer of silicon nitride on the first layer of silicon dioxide, and pretreating the silicon nitride layer. Pretreatment of the silicon nitride layer includes oxidation. The method further includes depositing a second layer of silicon dioxide on the pretreated silicon nitride layer. Oxidation of the silicon nitride can occur in a batch process or in a single wafer tool, such as a single wafer rapid thermal anneal (RTA) tool. The oxidizing pretreatment of the nitride layer improves the integrity of the ONO structure and enables the second layer of silicon dioxide to be deposited rather than thermally grown. Because the nitride layer undergoes less change after deposition of the second layer of silicon dioxide, the present method improves the overall reliability of the ONO structure.Type: GrantFiled: December 5, 2001Date of Patent: February 22, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Robert B. Ogle, Arvind Halliyal
-
Patent number: 6849925Abstract: A semiconductor device having a composite dielectric layer, including a semiconductor substrate, alternating sub-layers including a first dielectric material and a second dielectric material on the semiconductor substrate, the sub-layers forming a composite dielectric layer having at least two sub-layers of at least one of the first dielectric material and the second dielectric material, in which one of the first dielectric material and the second dielectric material is a high-K dielectric material and an other of the first dielectric material and the second dielectric material is a standard-K dielectric material comprising aluminum oxide; and the composite dielectric layer includes a reaction product of the high-K dielectric material and the standard-K dielectric material. In one embodiment, the composite dielectric layer includes a substantially uniform layer of the reaction product of the first dielectric material and the second dielectric material.Type: GrantFiled: September 5, 2003Date of Patent: February 1, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Joong S. Jeon, Minh Van Ngo, Robert B. Ogle
-
Patent number: 6825115Abstract: Dopant deactivation, particularly at the Si/silicide interface, is avoided by forming deep source/drain implants after forming silicide layers on the substrate and activating the source/drain regions by laser thermal annealing. Embodiments include forming source/drain extensions, forming metal silicide layers on the substrate surface and gate electrode, forming preamorphized regions under the metal silicide layers in the substrate, ion implanting to form deep source/drain implants overlapping the preamorphized regions and extending deeper into the substrate then the preamorphized regions, and laser thermal annealing to activate the deep source/drain regions.Type: GrantFiled: January 14, 2003Date of Patent: November 30, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 6812106Abstract: Dopant deactivation of source/drain extensions during silicidation is reduced by forming deep source/drain regions using a disposable dummy gate as a mask, forming metal silicide layers on the deep source/drain regions, removing the dummy gate and then forming the source/drain extensions using laser thermal annealing. Embodiments include angular ion implantation, after removing the dummy gate, to form spaced apart pre-amorphized regions, ion implanting to form source/drain extension implants extending deeper into the substrate than the pre-amorphized regions, and then laser thermal annealing to activate the source/drain extensions having a higher impurity concentration at the main surface of the substrate than deeper into the substrate. Subsequent processing includes forming sidewall spacers, a gate dielectric layer and then the gate electrode.Type: GrantFiled: January 14, 2003Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 6803272Abstract: A process for fabrication of a semiconductor device including a modified ONO structure, comprising forming the modified ONO structure by providing a semiconductor substrate; forming a first oxide layer on the semiconductor substrate; depositing a layer comprising a high-K dielectric material on the first oxide layer; and forming a top oxide layer on the layer comprising a high-K dielectric material. The semiconductor device may be, e.g., a MIRRORBIT™ two-bit EEPROM device or a floating gate flash device including a modified ONO structure.Type: GrantFiled: August 22, 2003Date of Patent: October 12, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Mark T. Ramsbey, Kuo-Tung Chang, Nicholas H. Tripsas, Robert B. Ogle
-
Patent number: 6798002Abstract: A dual gate semiconductor device, such as a flash memory semiconductor device, whose plurality of dual gate sidewall spacer structure is formed by a first and second anti-reflection fabrication process. The sidewall spacers of the dual transistor gate structures in the core memory region are left coated with the second anti-reflective coating material, after being used for gate patterning, to act as sidewall spacers for use in subsequent ion implant and salicidation fabrication steps. The second anti-reflective coating material is selected from a material group such as silicon oxynitride (SiON), silicon nitride (Si3N4), and silicon germanium (SiGe), or other anti-reflective coating material having optical properties and that are compatible with the subsequent implant and salicidation steps.Type: GrantFiled: June 30, 2000Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Robert B. Ogle, Jr., Tuan D. Pham, Mark T. Ramsbey
-
Patent number: 6780789Abstract: Ultra-thin gate oxides are formed by exposing the upper surface of a substrate to a pulsed laser light beam in an atmosphere containing oxygen. Embodiments include exposing a silicon substrate to a pulsed laser light beam at a radiant fluence of 0.1 to 0.8 joules/cm2 for 1 to 10 nanoseconds to form a gate oxide layer having a thickness of 3 Å to 8 Å, e.g., 3 Å to 5 Å.Type: GrantFiled: August 29, 2002Date of Patent: August 24, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Qi Xiang
-
Patent number: 6746944Abstract: Semiconductor devices with reduced NiSi/Si interface contact resistance are fabricated by forming preamorphized regions in a substrate at a depth overlapping the subsequently formed NiSi/Si interface, ion implanting impurities to form deep source/drain implants overlapping the preamorphized regions deeper in the substrate and laser thermal annealing to activate the deep source/drain regions. Nickel silicide layers are then formed in a main surface of the substrate and on the gate electrode. Embodiments include forming deep source/drain regions with an activated impurity concentration of 1×1020 to 1×1021 atoms/cm3 at the NiSi/Si interface.Type: GrantFiled: January 14, 2003Date of Patent: June 8, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu