Abstract: In an example, a circuit includes a first signal path including a first filter having a first number of taps and having an input and an output. The circuit also includes a combiner having first and second inputs, the first input coupled to the output of the first filter. The circuit includes a second signal path coupled to the input of the first filter and to the second input of the combiner. The second signal path includes a gain component, a delay component coupled to the gain component, and a second filter having a second number of taps and coupled to the delay component.

Abstract: A device may store information associated with a group of items in a database. The information associated with a particular item may include a group of versions of a particular attribute. A particular version of the particular attribute may include a value associated with the particular attribute and a timestamp. The device may receive a query that specifies a time; determine that the query is associated with the particular item; and determine, based on the specified time, which version of the particular attribute is associated with the query. The device may determine which version of the particular attribute is associated with the query by identifying, based on the timestamps associated with the versions of the particular attribute, a version of the particular attribute that is a newest version, of the versions of the particular attribute that are associated with timestamps that are before or concurrent with the specified time.

Abstract: A memory management system and method are described. In one embodiment, a memory management system includes a memory management unit for virtualizing context memory storage and independently controlling access to the context memory without interference from other engine activities. The shared resource management unit overrides a stream of access denials (e.g., NACKs) associated with an access problem. The memory management system and method facilitate efficient and flexible access to memory while controlling translation between virtual and physical memory “spaces”. In one embodiment the memory management system includes a translation lookaside buffer and a fill component. The translation lookaside buffer tracks information associating a virtual memory space with a physical memory space.

Abstract: A method and system for using bundle decoders in a processing pipeline is disclosed. In one embodiment, to perform a context switch between a first process and a second process operating in a processing pipeline, the first state information that is associated with the first process is placed on a connection separate from the processing pipeline. A number of decoders are coupled to this connection. The decoders obtain the first state information from a number of pipeline units on the processing pipeline by monitoring the data stream going into these pipeline units. Also, to restore the first state information after having switched out the second state information that is associated with the second process, the first state information is placed on the connection for the decoders to retrieve.

Abstract: A memory management system and method are described. In one embodiment, a memory management system includes a memory management unit for virtualizing context memory storage and independently controlling access to the context memory without interference from other engine activities. The shared resource management unit overrides a stream of access denials (e.g., NACKs) associated with an access problem. The memory management system and method facilitate access to memory while controlling translation between virtual and physical memory “spaces”. In one embodiment the memory management system includes a translation lookaside buffer and a fill component. The translation lookaside buffer tracks information associating a virtual memory space with a physical memory space. The fill component tracks the status of an access request progress from a plurality of engines independently and faults that occur in attempting to access a memory space.

Abstract: A system has a first branch and a second branch. The system comprises a first intermediate frequency source of the first branch and a first mixer coupled to the first intermediate frequency source. The system has a second intermediate frequency source of the second branch and a second mixer coupled to the second intermediate frequency source. A frequency of the first intermediate frequency source is different than a frequency of the second intermediate frequency source. The system has an amplifier coupled to an input of the first mixer and an input of the second mixer. A first component of an analog to digital converter (“ADC”) is coupled to the first mixer of the first branch. A second component of the ADC is coupled to the second mixer of the second branch.

Abstract: Processing units are configured to capture the unit state in unit level error status registers when a runtime error event is detected in order to facilitate debugging of runtime errors. The reporting of warnings may be disabled or enabled to selectively monitor each processing unit. Warnings for each processing unit are propagated to an exception register in a front end monitoring unit. The warnings are then aggregated and propagated to an interrupt register in a front end monitoring unit in order to selectively generate an interrupt and facilitate debugging. A debugging application may be used to query the interrupt, exception, and unit level error status registers to determine the cause of the error. A default error handling behavior that overrides error conditions may be used in conjunction with the hardware warning protocol to allow the processing units to continue operating and facilitate in the debug of runtime errors.

Abstract: A unit status reporting protocol may also be used for context switching, debugging, and removing deadlock conditions in a processing unit. A processing unit is in one of five states: empty, active, stalled, quiescent, and halted. The state that a processing unit is in is reported to a front end monitoring unit to enable the front end monitoring unit to determine when a context switch may be performed or when a deadlock condition exists. The front end monitoring unit can issue a halt command to perform a context switch or take action to remove a deadlock condition and allow processing to resume.

Abstract: A context switch request is made from a host unit to a processing engine separately from the method stream to that processing engine and does not require the host unit to know what context the processing engine is currently working on. Upon receiving the request, the processing engine compares the requested context with the context that it is currently working on, and if the two are different, performs the context switch to the requested context. On the other hand, if the two are the same, the engine does not perform the context switch and continues working on the current context.

Abstract: In a processing pipeline having a plurality of units, an interface unit is provided between a first, upstream pipeline unit that needs to be drained prior to a context switch and a second, downstream pipeline unit that might halt prior to a context switch. The interface unit redirects data that are drained from the first pipeline unit and to be received by the second pipeline unit, to a buffer memory provided in the front end of the processing pipeline. The contents of the buffer memory are subsequently dumped into memory reserved for the context that is being stored. When the processing pipeline is restored with this context, the data that were dumped into memory are retrieved back into the buffer memory and provided to the interface unit. The interface unit receives these commands and directs them to the second pipeline unit.

Abstract: A system includes a graphics processing unit with a processor responsive to a debug instruction that initiates the storage of execution state information. A memory stores the execution state information. A central processing unit executes a debugging program to analyze the execution state information.

Abstract: A system has a graphics processing unit with a processor to monitor selected criteria and circuitry to initiate the storage of execution state information when the selected criteria reaches a specified state. A memory stores execution state information. A central processing unit executes a debugging program to analyze the execution state information.

Abstract: A halt sequencing protocol permits a context switch to occur in a processing pipeline even before all units of the processing pipeline are idle. The context switch method based on the halt sequencing protocol includes the steps of issuing a halt request signal to the units of a processing pipeline, monitoring the status of each of the units, and freezing the states of all of the units when they are either idle or halted. Then, the states of the units, which pertain to the thread that has been halted, are dumped into memory, and the units are restored with states corresponding to a different thread that is to be executed after the context switch.

Abstract: A virtual memory system that maintains a list of pages that are required to be resident in a frame buffer to guarantee the eventual forward progress of a graphics application context running on a graphics system composed of multiple clients. Pages that are required to be in the frame buffer memory are never swapped out of that memory. The required page list can be dynamically sized or fixed sized. A tag file is used to prevent page swapping of a page from the frame buffer that is required to make forward progress. A forward progress indicator signifies that a page faulting client has made forward progress on behalf of a context. The presence of a forward progress indicator is used to clear the tag file, thus enabling page swapping of the previously tagged pages from the frame buffer memory.

Abstract: A micromirror array assembly (10, 20) for use in optical modules (5, 17) in a wireless network system is disclosed. The micromirror array assembly (10, 20) includes a plurality of mirrors (29) monolithically formed with a frame (43), attached by way of hinges (55) and gimbal portions (45). Permanent magnets (53) are attached to each of the gimbal portions (45) associated with the mirrors (29). The resulting frame (43) is then mounted to a coil driver assembly (50) so that coil drivers (34) can control the rotation of each mirror (29), under separate control from control circuitry (14, 24). The micromirror array assembly (10, 20) is thus able to support higher signal energy at larger spot sizes, and also enables multiplexed transmission and receipt, as well as sampling of the received beam for quality sensing.

Abstract: An optical communication transmitter (13), receiver (15), and transceiver (17) having distinctive retro-reflective elements (30) and/or reflectivity that can be modulated. In one embodiment, the retro-reflective elements (30) can have different shapes or patterns (32), irrespective of rotation or size. In another embodiment, the retro-reflective elements can have their reflectivity modulated (42) to have a distinctive pattern in time. The solution also provides the capability to direct a remote optical receiver (15) to an available port (17) with an appropriate FOV. In the case where retro-reflective elements are only shape distinctive, a method may be used to direct the remote OWLink (15) to an appropriate port (17) of the hub (54). In addition to the hub ports (17) used for data links, additional hub ports called command ports (60) are added that are only used during the initial link setup of remote units. The hub (54) contains enough command ports (60) such that one command port covers each possible FOV.

Abstract: Disclosed is apparatus and method for establishing and maintaining optical data transfer between a first optical communications device (202) and a second optical communications device (204). The devices have a feedback communications link (216) therebetween. An optical signal (214), having a predetermined signal profile (306), is transmitted from a transmission source (104) within the first optical communications device to an optical receiver (112) within the second optical communications device. The predetermined signal profile is transmitted from the first device, via the feedback communications link, to the second device. The signal profile (408) of the optical signal as received by the optical receiver is determined, and compared with the predetermined signal profile to quantify any misalignment or movement of the optical signal with respect to the optical receiver.

Abstract: An optical add-drop multiplexer 400 includes an optical demultiplexer 410 having an input port coupled to receive an wavelength multiplexed optical signal. The optical demultiplexer 410 has a plurality of outputs, each for carrying an optical signal at one of the plurality of wavelengths. Switch optics 440 includes a channel coupled to each output. Each channel of the switch optics includes an analog mirror 424 coupled to receive the optical signal for that channel. The analog mirror 424 is rotatable along at least one axis is able to reflect a received optical signal in more than two directions. Each channel also includes an in/out lens device 422 aligned to receive the optical signal from the analog mirror 424 in a pass mode and an add/drop lens device 426 aligned to receive the optical signal from the analog mirror device 424 in an add/drop mode.

Abstract: Disclosed is apparatus and method for establishing and maintaining optical data transfer between a first optical communications device (202) and a second optical communications device (204). The devices have a feedback communications link (216) therebetween. An optical signal (214), having a predetermined signal profile (306), is transmitted from a transmission source (104) within the first optical communications device to an optical receiver (112) within the second optical communications device. The predetermined signal profile is transmitted from the first device, via the feedback communications link, to the second device. The signal profile (408) of the optical signal as received by the optical receiver is determined, and compared with the predetermined signal profile to quantify any misalignment or movement of the optical signal with respect to the optical receiver.

Abstract: A packaged micromirror assembly (21, 21′) is disclosed. The assembly (21, 21′) includes a mirror element (41) having a mirror surface (29) that can rotate in two axes. Magnets (53) are attached to the mirror element (41), to permit rotation of the mirror surface (29) responsive to the energizing of coil drivers (36). A sensor (63, 80) is disposed under the mirror surface (29) to detect mirror orientation. In one aspect of the invention, the sensor (63) includes a light source such as an LED (68) that imparts light through an aperture (66) at the underside of the mirror surface (29). Light detectors (65) are arranged at varying angles, and detect relative intensity of light reflected from the underside of the mirror surface (29), from which the rotational position of the mirror (29) can be derived. According to another aspect of the invention, a conical sensor (80) with multiple insulated segmented capacitor plates are arranged under the mirror surface (29).