Abstract: A non-inverting gallium arsenide depletion mode latch circuit is responsive to high and low input data, and to clock pulses from a clock having high and low pulses for loading data and for translating data from the input to the output in a single gate delay. The circuit includes a pair of pull-up FETs having their conduction paths connected in parallel with an output node in circuit with the FETs for output data. A positive feedback path is enabled from one of the FETs for reinforcing the data at the output node. The one FET enables the feedback path during clock pulses in the low direction, while the other FET applies data to the node during high clock pulses. Data input FETs enable and disable the other FET in accordance with the input data and selective clock pulses, while a clock pulse input FET enables and disables the one FET in accordance with the clock pulses.