Patents by Inventor ROBERT CRISTIAN KRUTSCH
ROBERT CRISTIAN KRUTSCH has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240230882Abstract: The present disclosure provides a radar front end chip that includes a plurality of encoders, each encoder of the plurality of encoders to receive a digitized radar signal and to encode the digitized radar signal with a phase code to generate one of a plurality of phase-coded digitized radar signals. The radar front end chip also includes a combiner to combine the plurality of phase-coded digitized radar signals into a digital radar data stream for transmission to a central radar processor.Type: ApplicationFiled: January 11, 2023Publication date: July 11, 2024Inventors: Robert Cristian Krutsch, Martin Kessel, Mark Steigemann
-
Patent number: 11023993Abstract: The present application relates to an apparatus for verifying fragment processing related data and a method of operating thereof. The fragment shader unit is coupled to the at least one data buffer. A fragment shader unit of a graphics processing pipeline receives fragment data and records fragment processing related data in the at least one data buffer on processing one or more fragments in accordance with the received fragment data. A comparator unit coupled to the at least one data buffer compares the recorded fragment processing related data in the at least one data buffer to reference data and issues a fault indication signal in case the recorded fragment processing related data and the reference data mismatch.Type: GrantFiled: June 23, 2015Date of Patent: June 1, 2021Assignee: NXP USA, Inc.Inventors: Robert Cristian Krutsch, Oliver Bibel, Rolf Dieter Schlagenhaft, Dirk Wendel
-
Patent number: 10425314Abstract: The present invention relates to a bandwidth estimation circuit for estimating and predicting the bandwidth of a computer system, the bandwidth estimation circuit comprising: a memory unit which is configured to store multiple predetermined bandwidth envelopes, wherein each one of the predetermined bandwidth envelopes is assigned to a feature of a code of an application program; a bandwidth measurement unit which is configured to online measure the bandwidth of a data transaction based on the code; a selection unit coupled either to the memory unit and the bandwidth measurement unit and configured to find the nearest bandwidth envelopes in the memory unit for the measured bandwidth; a calculation unit which is configured to calculate a ratio between the selected bandwidth envelopes, to construct a new bandwidth envelope by applying an interpolation function based on the calculated ratio and to calculate an estimated bandwidth by applying the new bandwidth envelope.Type: GrantFiled: December 5, 2013Date of Patent: September 24, 2019Assignee: NXP USA, Inc.Inventors: Robert Cristian Krutsch, Valentin-Adrian Gancev
-
Patent number: 10026014Abstract: A method including receiving, by an image classification engine, a number K of clusters to be created by a clustering algorithm. The method further including receiving, by the image classification engine, a set of elements based on an image, executing, by the image classification engine, the clustering algorithm on the set of elements to create K clusters, each cluster having a respective subset of the set of elements, for each cluster, computing, by the image classification engine, a centroid of the cluster, for each cluster, creating, by the image classification engine, a generator of the cluster based on the respective subset of the set of elements corresponding to each cluster, and for each element of each cluster, computing, by the image classification engine, a cost function corresponding to the element based on the centroid, the respective subset of the set of elements, and the generator corresponding to the cluster.Type: GrantFiled: October 26, 2016Date of Patent: July 17, 2018Assignee: NXP USA, Inc.Inventor: Robert Cristian Krutsch
-
Publication number: 20180114094Abstract: A method including receiving, by an image classification engine, a number K of clusters to be created by a clustering algorithm. The method further including receiving, by the image classification engine, a set of elements based on an image, executing, by the image classification engine, the clustering algorithm on the set of elements to create K clusters, each cluster having a respective subset of the set of elements, for each cluster, computing, by the image classification engine, a centroid of the cluster, for each cluster, creating, by the image classification engine, a generator of the cluster based on the respective subset of the set of elements corresponding to each cluster, and for each element of each cluster, computing, by the image classification engine, a cost function corresponding to the element based on the centroid, the respective subset of the set of elements, and the generator corresponding to the cluster.Type: ApplicationFiled: October 26, 2016Publication date: April 26, 2018Inventor: Robert Cristian Krutsch
-
Patent number: 9836808Abstract: The present application relates to an apparatus for verifying the integrity of image data comprising mapped texture data is provided and a method of operating thereof. A fragment shader unit is coupled to first and second frame buffers and at least one texture buffer. A first texture sampler unit is configured to output texture mapped fragments to the first frame buffer. A second texture sampler unit is configured to output texture mapped fragments to the second frame buffer. A comparator unit is further configured to compare the image data stored in the first frame buffer and in the second frame buffer. A fault indication signal is issued in case the image data of the first and the second frame buffers mismatch.Type: GrantFiled: June 23, 2015Date of Patent: December 5, 2017Assignee: NXP USA, Inc.Inventors: Robert Cristian Krutsch, Oliver Bibel, Rolf Dieter Schlagenhaft
-
Patent number: 9558373Abstract: A 3D graphics system uses encryption keys to decrypt received and stored texture tiles of a texture in accordance with received and stored texture tile status data which indicates whether a texture tiles is encrypted or not and which one of the encryption keys is used. The decrypted texture tiles are rendered and at least a plurality of the rendered tiles is encrypted. The encrypted rendered tiles are stored in a frame buffer. Buffer tile status data is stored which indicates whether a rendered tile is encrypted or not before storage in the frame buffer, and which one of the encryption keys has been used. The encrypted rendered tiles stored in the frame buffer are decrypted in accordance with the buffer tile status data.Type: GrantFiled: December 8, 2014Date of Patent: January 31, 2017Assignee: NXP USA, Inc.Inventors: Michael Andreas Staudenmaier, Juergen Frank, Robert Cristian Krutsch
-
Publication number: 20170026266Abstract: The present invention relates to a bandwidth estimation circuit for estimating and predicting the bandwidth of a computer system, the bandwidth estimation circuit comprising: a memory unit which is configured to store multiple predetermined bandwidth envelopes, wherein each one of the predetermined bandwidth envelopes is assigned to a feature of a code of an application program; a bandwidth measurement unit which is configured to online measure the bandwidth of a data transaction based on the code; a selection unit coupled either to the memory unit and the bandwidth measurement unit and configured to find the nearest bandwidth envelopes in the memory unit for the measured bandwidth; a calculation unit which is configured to calculate a ratio between the selected bandwidth envelopes, to construct a new bandwidth envelope by applying an interpolation function based on the calculated ratio and to calculate an estimated bandwidth by applying the new bandwidth envelope.Type: ApplicationFiled: December 5, 2013Publication date: January 26, 2017Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Robert Cristian KRUTSCH, Valentin-Adrian GANCEV
-
Publication number: 20160379381Abstract: The present application relates to an apparatus for verifying the origin of texture data and a method of operating thereof. The apparatus comprises a frame buffer; at least one texture buffer; a graphics processing pipeline with a fragment shader unit; and a comparator unit. The at least one texture buffer is provided to store texture data and test texture data. The fragment shader unit maps the test texture data retrieved from the texture buffer on a predefined area of the image data stored in the frame buffer. The comparator unit extracts image data values located in the predefined area of the image data stored in the frame buffer; compares the extracted image data with reference data and issues a fault indication signal in case the extracted image data and the reference data mismatch.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: ROBERT CRISTIAN KRUTSCH, OLIVER BIBEL, ROLF DIETER SCHLAGENHAFT
-
Publication number: 20160379333Abstract: The present application relates to an apparatus for verifying fragment processing related data and a method of operating thereof. The fragment shader unit is coupled to the at least one data buffer. A fragment shader unit of a graphics processing pipeline receives fragment data and records fragment processing related data in the at least one data buffer on processing one or more fragments in accordance with the received fragment data. A comparator unit coupled to the at least one data buffer compares the recorded fragment processing related data in the at least one data buffer to reference data and issues a fault indication signal in case the recorded fragment processing related data and the reference data mismatch.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: ROBERT CRISTIAN KRUTSCH, OLIVER BIBEL, ROLF DIETER SCHLAGENHAFT, DIRK WENDEL
-
Publication number: 20160379332Abstract: The present application relates to an apparatus for verifying the integrity of image data comprising mapped texture data is provided and a method of operating thereof. A fragment shader unit is coupled to first and second frame buffers and at least one texture buffer. A first texture sampler unit is configured to output texture mapped fragments to the first frame buffer. A second texture sampler unit is configured to output texture mapped fragments to the second frame buffer. A comparator unit is further configured to compare the image data stored in the first frame buffer and in the second frame buffer. A fault indication signal is issued in case the image data of the first and the second frame buffers mismatch.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: ROBERT CRISTIAN KRUTSCH, OLIVER BIBEL, ROLF DIETER SCHLAGENHAFT
-
Publication number: 20160379331Abstract: The present application relates to an apparatus for verifying the integrity of transformed vertex data and a method of operating thereof. The apparatus comprises a graphics processing pipeline with a vertex shader unit, a buffer and a comparator unit. The vertex shader unit receives a stream of vertex data according to a vertex specification. The vertex shader unit applies a transformation on each of the vertices in the received stream of vertex data to and outputs a stream of transformed vertex data. The buffer is coupled to the vertex shader unit to buffer the transformed vertex data. The comparator is further configured to verify the integrity of at least a subset of the transformed vertex data on the basis of reference data and to issue a fault indication signal in case the verification fails.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: ROBERT CRISTIAN KRUTSCH, OLIVER BIBEL, ROLF DIETER SCHLAGENHAFT
-
Publication number: 20160162709Abstract: A 3D graphics system uses encryption keys to decrypt received and stored texture tiles of a texture in accordance with received and stored texture tile status data which indicates whether a texture tiles is encrypted or not and which one of the encryption keys is used. The decrypted texture tiles are rendered and at least a plurality of the rendered tiles is encrypted. The encrypted rendered tiles are stored in a frame buffer. Buffer tile status data is stored which indicates whether a rendered tile is encrypted or not before storage in the frame buffer, and which one of the encryption keys has been used. The encrypted rendered tiles stored in the frame buffer are decrypted in accordance with the buffer tile status data.Type: ApplicationFiled: December 8, 2014Publication date: June 9, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael Andreas STAUDENMAIER, Frank STEINERT, Robert Cristian KRUTSCH
-
Publication number: 20160150164Abstract: A system controller controls a multi-camera view system for displaying an output image on a display. The output image is a view from a selected viewpoint. The system controller comprises an image resizing unit, a memory, and a processing unit. The image resizing unit receives the at least two input images captured by at least two cameras and is arranged to output to the memory at least two resized images, corresponding to the at least two input images, respectively. The image resizing unit resizes the at least two input images based on the selected viewpoint. The memory stores the two resized images. The processing unit is coupled to the memory and generates the output image from the at least two resized images.Type: ApplicationFiled: November 24, 2014Publication date: May 26, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: MICHAEL ANDREAS STAUDENMAIER, STEPHAN HERRMANN, ROBERT CRISTIAN KRUTSCH
-
Publication number: 20160148000Abstract: The present invention relates to a method and apparatus for encoding image data defining a graphics object. The method comprises partitioning the graphics object into a plurality of sub-images, deriving digital image data for each sub-image, the digital image data defining the respective sub-image, deriving sub-image position data defining the relative positioning of the sub-images within the graphics object, scrambling the digital image data for the plurality of sub-images, encrypting sub-image position data, and outputting encoded image data defining the graphics object comprising the scrambled sub-image data and the encrypted sub-image position data.Type: ApplicationFiled: November 25, 2014Publication date: May 26, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: ROBERT CRISTIAN KRUTSCH, RAFAL KRZYSZTOF MALEWSKI, MICHAEL ANDREAS STAUDENMAIER, THOMAS RICHARDSON TEWELL
-
Patent number: 9307249Abstract: The present application relates an encoder. The encoder partitions an image domain into several substructures each having one of at least one size dimension, and defines at least one geometric primitive for each substructure on the basis of geometry data. The encoder also retrieves, for each substructure, a subset of image data and determines whether pixel values of the retrieved subset are the same. If the pixel values are describable by a texture mapping operation, then the encoder defines a compressed texture image and assigns texture mapping data to the geometry data. Otherwise, the encoder defines an uncompressed texture image and assigns texture mapping data to the geometry data. The compressed image includes the geometry data, the texture mapping data, and the texture image data.Type: GrantFiled: June 20, 2014Date of Patent: April 5, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Robert Cristian Krutsch, Valentin-Adrian Gancev, Thomas Richardson Tewell
-
Patent number: 9232156Abstract: A video processing device for generating an output video stream on the basis of two or more concurrent input video streams and a method thereof are described. Each input video stream comprises a sequence of input images. The output video stream comprises a sequence of output images. The video processing device generates each output image by merging a respective set of input images. The set of input images comprises one input image from each input video stream. The video processing device merges the input images in a series of merging rounds. Each merging round comprises forming an output tile by merging a set of input tiles, and writing the output tile to an output memory unit. The set of input tiles comprises one input tile from each input image of the respective set of input images. The output tiles written to the output memory unit represent the output image.Type: GrantFiled: September 22, 2014Date of Patent: January 5, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Michael Andreas Staudenmaier, Stephan Herrmann, Robert Cristian Krutsch
-
Publication number: 20150373331Abstract: The present application relates an encoder and a method of operating thereof. The encoder is configured to partition an image domain into several substructures each having one of at least one size dimension; and to define at least one geometric primitive for each substructure on the basis of geometry data. The encoder is further configured, for each substructure, to retrieve a subset of image data and to determine whether pixel values of the retrieved subset are the same. If the pixel values are describable by a texture mapping operation the encoder is configured to define a compressed texture image and to assign texture mapping data to the geometry data. Otherwise the encoder is configured to define an uncompressed texture image and to assign texture mapping data to the geometry data. The compressed image comprises the geometry data, the texture mapping data and the texture image data.Type: ApplicationFiled: June 20, 2014Publication date: December 24, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: ROBERT CRISTIAN KRUTSCH, VALENTIN-ADRIAN GANCEV, THOMAS RICHARDSON TEWELL