Patents by Inventor Robert Golla
Robert Golla has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11126577Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: GrantFiled: November 8, 2019Date of Patent: September 21, 2021Assignee: Oracle International CorporationInventors: Robert Golla, Manish Shah, Mark Luttrell
-
Publication number: 20200073835Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: ApplicationFiled: November 8, 2019Publication date: March 5, 2020Inventors: Robert Golla, Manish Shah, Mark Luttrell
-
Patent number: 10534606Abstract: Approaches are described to improve database performance by implementing a RLE decompression function at a low level within a general-purpose processor or an external block. Specifically, embodiments of a hardware implementation of an instruction for RLE decompression are disclosed. The described approaches improve performance by supporting the RLE decompression function within a processor and/or external block. Specifically, a RLE decompression hardware implementation is disclosed that produces a 64-bit RLE decompression result, with an example embodiment performing the task in two pipelined execution stages with a throughput of one per cycle. According to embodiments, hardware organization of narrow-width shifters operating in parallel, controlled by computed shift counts, is used to perform the decompression.Type: GrantFiled: September 28, 2015Date of Patent: January 14, 2020Assignee: ORACLE INTERNATIONAL CORPORATIONInventors: Jeffrey S. Brooks, Robert Golla, Albert Danysh, Shasank Chavan, Prateek Agrawal, Andrew Ewoldt, David Weaver
-
Patent number: 10474601Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: GrantFiled: February 6, 2017Date of Patent: November 12, 2019Assignee: Oracle International CorporationInventors: Robert Golla, Manish Shah, Mark Luttrell
-
Patent number: 10430342Abstract: An apparatus includes a buffer configured to store a plurality of instructions previously fetched from a memory, wherein each instruction of the plurality of instructions may be included in a respective thread of a plurality of threads. The apparatus also includes control circuitry configured to select a given thread of the plurality of threads dependent upon a number of instructions in the buffer that are included in the given thread. The control circuitry is also configured to fetch a respective instruction corresponding to the given thread from the memory, and to store the respective instruction in the buffer.Type: GrantFiled: November 18, 2015Date of Patent: October 1, 2019Assignee: Oracle International CorporationInventors: Yuan Chou, Gideon Levinsky, Manish Shah, Robert Golla, Matthew Smittle
-
Publication number: 20180225239Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: ApplicationFiled: February 6, 2017Publication date: August 9, 2018Inventors: Robert Golla, Manish Shah, Mark Luttrell
-
Publication number: 20170139706Abstract: An apparatus includes a buffer configured to store a plurality of instructions previously fetched from a memory, wherein each instruction of the plurality of instructions may be included in a respective thread of a plurality of threads. The apparatus also includes control circuitry configured to select a given thread of the plurality of threads dependent upon a number of instructions in the buffer that are included in the given thread. The control circuitry is also configured to fetch a respective instruction corresponding to the given thread from the memory, and to store the respective instruction in the buffer.Type: ApplicationFiled: November 18, 2015Publication date: May 18, 2017Inventors: Yuan Chou, Gideon Levinsky, Manish Shah, Robert Golla, Matthew Smittle
-
Publication number: 20160019064Abstract: Approaches are described to improve database performance by implementing a RLE decompression function at a low level within a general-purpose processor or an external block. Specifically, embodiments of a hardware implementation of an instruction for RLE decompression are disclosed. The described approaches improve performance by supporting the RLE decompression function within a processor and/or external block. Specifically, a RLE decompression hardware implementation is disclosed that produces a 64-bit RLE decompression result, with an example embodiment performing the task in two pipelined execution stages with a throughput of one per cycle. According to embodiments, hardware organization of narrow-width shifters operating in parallel, controlled by computed shift counts, is used to perform the decompression.Type: ApplicationFiled: September 28, 2015Publication date: January 21, 2016Inventors: JEFFREY S. BROOKS, ROBERT GOLLA, ALBERT DANYSH, SHASANK CHAVAN, PRATEEK AGRAWAL, ANDREW EWOLDT, DAVID WEAVER
-
Patent number: 8195921Abstract: A microprocessor capable of decoding a plurality of instructions associated with a plurality of threads is disclosed. The microprocessor may comprise a first array comprising a first plurality of microcode operations associated with an instruction from within the plurality of instructions, the first array capable of delivering a first predetermined number of microcode operations from the first plurality of microcode operations. The microprocessor may further comprise a second array comprising a second plurality of microcode operations, the second array capable of providing one or more of the second plurality of microcode operations in the event that the instruction decodes into more than the first predetermined number of microcode operations. The microprocessor may further comprise an arbiter coupled between the first and second arrays, where the arbiter may determine which thread from the plurality of threads accesses the second array.Type: GrantFiled: July 9, 2008Date of Patent: June 5, 2012Assignee: Oracle America, Inc.Inventors: Robert Golla, Manish Shah
-
Publication number: 20100011190Abstract: A microprocessor capable of decoding a plurality of instructions associated with a plurality of threads is disclosed. The microprocessor may comprise a first array comprising a first plurality of microcode operations associated with an instruction from within the plurality, the first array capable of delivering a first predetermined number of microcode operations from the first plurality of microcode operations. The microprocessor may further comprise a second array comprising a second plurality of microcode operations, the second array capable of providing one or more of the second plurality of microcode operations in the event that the instruction decodes into more than the first predetermined number of microcode operations. The microprocessor may further comprise an arbiter coupled between the first and second arrays, where the arbiter may determine which thread from the plurality of threads accesses the second array.Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Applicant: Sun Microsystems, Inc.Inventors: Robert Golla, Manish Shah
-
Publication number: 20060263687Abstract: The present invention is related to an electrode and a method for preparing the same, and is particularly related to an electrode that has an intricate structure of active material layer, conductive material layer, or mixture layer of active material and conductive material that displays superior electrochemical properties despite being thin, and a method for preparing an electrode using the coating method of SIC.Type: ApplicationFiled: May 17, 2005Publication date: November 23, 2006Inventors: Klaus Leitner, Juergen Besenhard, Kai-Christian Moeller, Martin Winter, Ki-Young Lee, Seong-Yong Park, Joong-Hee Han, Robert Gollas
-
Publication number: 20060020831Abstract: A method and apparatus for controlling power consumption in a processor. In one embodiment, a processor includes a pipeline. The pipeline includes logic for fetching instructions, issuing instructions, and executing instructions. The processor also includes a power management unit. The power management unit is configured to input M stalls into the pipeline every N instruction cycles (where M and N are integer value and wherein M is less than N).Type: ApplicationFiled: June 30, 2004Publication date: January 26, 2006Applicant: Sun Microsystems, Inc.Inventors: Robert Golla, Ricky Hetherington
-
Publication number: 20060005051Abstract: A method and apparatus for controlling power consumption in a multi-threaded processor. In one embodiment, the processor includes at least one logic unit for processing instructions. The logic unit includes a plurality of positions, wherein each of the plurality of positions corresponds to at least one instruction thread. Clock signals may be provided to the logic unit via a clock gating unit. The clock gating unit is configured to inhibit a clock signal from being provided to a corresponding one of the thread positions when no instruction thread is active for that position. The inhibiting of the clock signal for an inactive thread position may reduce power consumption by the processor.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Applicant: Sun Microsystems, Inc.Inventors: Robert Golla, Jeffrey Brooks, Christopher Olson
-
Publication number: 20060004995Abstract: An apparatus and method for fine-grained multithreading in a multipipelined processor core. According to one embodiment, a processor may include instruction fetch logic configured to assign a given one of a plurality of threads to a corresponding one of a plurality of thread groups, where each of the plurality of thread groups may comprise a subset of the plurality of threads, to issue a first instruction from one of the plurality of threads during one execution cycle, and to issue a second instruction from another one of the plurality of threads during a successive execution cycle. The processor may further include a plurality of execution units, each configured to execute instructions issued from a respective thread group.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Applicant: Sun Microsystems, Inc.Inventors: Ricky Hetherington, Gregory Grohoski, Robert Golla
-
Publication number: 20060004989Abstract: In one embodiment, a multithreaded processor includes a plurality of buffers, each configured to store instructions corresponding to a respective thread. The multithreaded processor also includes a pick unit coupled to the plurality of buffers. The pick unit may pick from at least one of the buffers in a given cycle, a valid instruction based upon a thread selection algorithm. The pick unit may further cancel, in the given cycle, the picking of the valid instruction in response to receiving a cancel indication.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Applicant: Sun Microsystems, Inc.Inventor: Robert Golla
-
Publication number: 20040199749Abstract: A method for limiting a number of register file read ports used to process a store instruction includes decoding the store instruction, where the decoding generates a decoded store instruction, identifying a store data register and source operand registers included in the decoded store instruction, and appending a set of attribute fields to the decoded store instruction. Further, dependent on a value of at least one of the attribute fields, source values corresponding to the source operand registers are read using the register file read ports at a time that the store instruction is issued, and a store data value corresponding to the store data register is read using one of the register file read ports at a time that the store instruction is committed.Type: ApplicationFiled: April 3, 2003Publication date: October 7, 2004Inventors: Robert Golla, Chandra M. R. Thimmannagari, Sorin Iacobovici, Rabin A. Sugumar, Robert Nuckolls
-
Patent number: 5290989Abstract: A weld root shield device includes an inert gas supply tube having an open end together with a toroidal inert gas supply chamber having orifices therein surrounding the open end of the gas supply tube for replacing air that could be aspirated by inert gas emerging from the open end of the gas supply tube with inert gas emerging from the orifices of the toroidal supply chamber. The shield device is positioned over the weld root being produced by operation of the welding torch, thereby to protect the weld root from oxidation by the atmosphere. The welding torch and the weld root shield device can travel together as an elongated weld is being formed.Type: GrantFiled: February 23, 1993Date of Patent: March 1, 1994Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Raymond A. Zibilich, Robert A. Golla