Patents by Inventor Robert J. Gauthier, Jr.
Robert J. Gauthier, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12376385Abstract: An integrated circuit (IC) structure with a conductive pathway through resistive semiconductor material, e.g., for bipolar transistors, is provided. The IC structure may include a resistive semiconductor material having a first end coupled to a first doped semiconductor material. The first doped semiconductor material has a first doping type. A doped well may be coupled to a second end of the resistive semiconductor material. The doped well has a second doping type opposite the first doping type. A second doped semiconductor material is coupled to the doped well and has the first doping type. The resistive semiconductor material is within a conductive pathway from the first doped semiconductor material to the second doped semiconductor material.Type: GrantFiled: June 7, 2022Date of Patent: July 29, 2025Assignee: GlobalFoundries U.S. Inc.Inventors: Anindya Nath, Rajendran Krishnasamy, Robert J. Gauthier, Jr.
-
Patent number: 12356644Abstract: Disclosed structures include a semiconductor controlled rectifier or bi-directional semiconductor controlled rectifier with a trigger voltage (Vtrig) that is tunable. Some structures include a semiconductor controlled rectifier with an Nwell and Pwell in a semiconductor layer, with a P-type diffusion region in the Nwell, and with an N-type diffusion region in the Pwell. Gate(s) on the well(s) are separated from the junction between the wells and from the diffusion regions. Other structures include a bidirectional semiconductor controlled rectifier with a Pwell between first and second Nwells in a semiconductor layer, with first P-type and N-type diffusion regions in the first Nwell, and with second P-type and N-type diffusion regions in the second Nwell. Gate(s) on the well(s) are separated from junctions between the Nwells and the Pwell and from any diffusion regions. In these structures, the gate(s) can be left floating or biased to tune Vtrig using gate leakage current.Type: GrantFiled: February 8, 2023Date of Patent: July 8, 2025Assignee: GlobalFoundries U.S. Inc.Inventors: Anupam Dutta, Satyasuresh Vvss Choppalli, Rajendran Krishnasamy, Robert J. Gauthier, Jr., Anindya Nath
-
Patent number: 12324248Abstract: The present disclosure relates to semiconductor structures and, more particularly, to an electrostatic discharge device (ESD) with a pinch resistor and methods of manufacture. The structure includes: a semiconductor substrate; a shallow trench isolation structure extending into the semiconductor substrate; an amorphous layer in the semiconductor substrate and below the shallow trench isolation structure; and a pinch resistor between the shallow trench isolation structure and the amorphous layer.Type: GrantFiled: June 16, 2022Date of Patent: June 3, 2025Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Anindya Nath, Robert J. Gauthier, Jr., Rajendran Krishnasamy
-
Patent number: 12237407Abstract: The present disclosure relates to semiconductor structures and, more particularly, to heterojunction bipolar transistors (HBTs) with a buried trap rich region and methods of manufacture. The structure includes: a heterojunction bipolar transistor comprising a collector region, a base region and an emitter region; and at least one non-single-crystal semiconductor region in the collector region of the heterojunction bipolar transistor.Type: GrantFiled: November 1, 2022Date of Patent: February 25, 2025Assignee: GlobalFoundries U.S. Inc.Inventors: Anupam Dutta, Rajendran Krishnasamy, Vvss Satyasuresh Choppalli, Vibhor Jain, Robert J. Gauthier, Jr.
-
Patent number: 12191300Abstract: Embodiments of the disclosure provide an integrated circuit (IC) structure with resistive semiconductor material for a back well. The IC structure may include a semiconductor substrate having a deep well, and a device within a first portion of the deep well. The device includes a first doped semiconductor material coupled to a first contact, and a second doped semiconductor material coupled to a second contact. The deep well couples the first doped semiconductor material to the second doped semiconductor material. A first back well is within a second portion of the deep well. A first resistive semiconductor material is within the deep well and defines a boundary between the first portion of the deep well and the second portion of the deep well.Type: GrantFiled: May 11, 2022Date of Patent: January 7, 2025Assignee: GlobalFoundries U.S. Inc.Inventors: Robert J. Gauthier, Jr., Rajendran Krishnasamy, Anupam Dutta, Anindya Nath, Xiangxiang Lu, Satyasuresh Vvss Choppalli, Lin Lin
-
Publication number: 20240395869Abstract: The present disclosure relates to semiconductor structures and, more particularly, to bipolar transistors and methods of manufacture. The structure includes: an intrinsic base region; an emitter region above the intrinsic base region; a collector region under the intrinsic base region; and an extrinsic base region comprising metal material, and which surrounds the intrinsic base region and the emitter region.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Xinshu CAI, Shyue Seng TAN, Vibhor JAIN, John J. PEKARIK, Robert J. GAUTHIER, JR.
-
Patent number: 12107124Abstract: The present disclosure relates to semiconductor structures and, more particularly, to bipolar transistors and methods of manufacture. The structure includes: an intrinsic base region; an emitter region above the intrinsic base region; a collector region under the intrinsic base region; and an extrinsic base region comprising metal material, and which surrounds the intrinsic base region and the emitter region.Type: GrantFiled: December 22, 2021Date of Patent: October 1, 2024Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Xinshu Cai, Shyue Seng Tan, Vibhor Jain, John J. Pekarik, Robert J. Gauthier, Jr.
-
Patent number: 12107083Abstract: The present disclosure relates to semiconductor structures and, more particularly, to electrostatic discharge (ESD) devices and methods of manufacture. The structure (ESD device) includes: a bipolar transistor comprising a collector region, an emitter region and a base region; and a lateral ballasting resistance comprising semiconductor material adjacent to the collector region.Type: GrantFiled: September 7, 2023Date of Patent: October 1, 2024Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Robert J. Gauthier, Jr., Meng Miao, Alain F. Loiseau, Souvick Mitra, You Li, Wei Liang
-
Publication number: 20240290776Abstract: Embodiments of the disclosure provide a structure including a semiconductor substrate. The semiconductor substrate includes a porous semiconductor region, the porous semiconductor region including a cavity. The cavity includes a semiconductor layer therein. The porous semiconductor further includes a device. The device includes a first well at least partially in the semiconductor layer and a second well at least partially in the semiconductor layer and positioned laterally immediately adjacent the first well. The device further includes a first doped region abutting the first well; and a second doped region abutting the second well, wherein the first well and the second doped region have a first type conductivity and the second well and the first doped region having a second type conductivity that is different from the first type conductivity.Type: ApplicationFiled: February 23, 2023Publication date: August 29, 2024Inventors: Anindya Nath, Rajendran Krishnasamy, Robert J. Gauthier, JR.
-
Patent number: 12068308Abstract: Embodiments of the disclosure provide an integrated circuit (IC) structure, including a triple well structure within a semiconductor substrate. A base region is within a doped well of the triple well structure, a collector terminal is within the doped well and laterally separated from the base region by a first insulator and a first avalanche junction is defined between a first pair of oppositely-doped semiconductor regions within the collector terminal. An emitter terminal is within the third doped well of the triple well structure and laterally separated from the collector terminal by a second insulator. A second avalanche junction is defined between a second pair of oppositely-doped semiconductor regions of the emitter terminal.Type: GrantFiled: June 24, 2022Date of Patent: August 20, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Robert J. Gauthier, Jr., Alain F. Loiseau, Souvick Mitra, Tsung-Che Tsai, Meng Miao, You Li
-
Publication number: 20240266422Abstract: Disclosed structures include a semiconductor controlled rectifier or bi-directional semiconductor controlled rectifier with a trigger voltage (Vtrig) that is tunable. Some structures include a semiconductor controlled rectifier with an Nwell and Pwell in a semiconductor layer, with a P-type diffusion region in the Nwell, and with an N-type diffusion region in the Pwell. Gate(s) on the well(s) are separated from the junction between the wells and from the diffusion regions. Other structures include a bidirectional semiconductor controlled rectifier with a Pwell between first and second Nwells in a semiconductor layer, with first P-type and N-type diffusion regions in the first Nwell, and with second P-type and N-type diffusion regions in the second Nwell. Gate(s) on the well(s) are separated from junctions between the Nwells and the Pwell and from any diffusion regions. In these structures, the gate(s) can be left floating or biased to tune Vtrig using gate leakage current.Type: ApplicationFiled: February 8, 2023Publication date: August 8, 2024Inventors: Anupam Dutta, Satyasuresh Vvss Choppalli, Rajendran Krishnasamy, Robert J. Gauthier, JR., Anindya Nath
-
Patent number: 12057444Abstract: A structure includes trigger control circuitry for an SCR including: a first transistor having two P-type semiconductor terminals connected to an Nwell and a Pwell of the SCR; a second transistor having two N-type semiconductor terminals connected to the Pwell and ground; and, optionally, an additional transistor having two P-type semiconductor terminals connected to the Nwell and ground. Control terminals of the transistors receive the same control signal (e.g., RST from a power-on-reset). When a circuit connected to the SCR for ESD protection is powered on, ESD risk is limited so RST switches to high. Thus, the first transistor and optional additional transistor turn off and the second transistor turns on, reducing leakage. When the circuit is powered down, the ESD risk increases so RST switches to low. Thus, the first transistor and optional additional transistor turn on and the second transistor turns off, lowering the trigger voltage and current.Type: GrantFiled: June 23, 2022Date of Patent: August 6, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Souvick Mitra, Alain F. Loiseau, Robert J. Gauthier, Jr., Meng Miao, Anindya Nath, Wei Liang
-
Publication number: 20240234409Abstract: The disclosure provides a structure including an n-type well over an n-type deep well and between a pair of p-type wells for electrostatic discharge (ESD) protection. The structure may include a p-type deep well over a substrate, a first n-type well over the p-type deep well, and a pair of p-type wells over the p-type deep well. The pair of p-type wells are each adjacent opposite horizontal ends of the n-type well. A pair of second n-type wells are over the p-type deep well and adjacent one of the pair of p-type wells. Each p-type well is horizontally between the first n-type well and one of the second n-type wells.Type: ApplicationFiled: January 10, 2023Publication date: July 11, 2024Inventors: Sagar Premnath Karalkar, Ephrem G. Gebreselasie, Rajendran Krishnasamy, Robert J. Gauthier, JR., Souvick Mitra
-
Patent number: 12027587Abstract: The present disclosure relates to semiconductor structures and, more particularly, to electrostatic discharge (ESD) devices and methods of manufacture. The structure includes a bipolar transistor device, including a base region, having a base contact region, in a first well of a first conductivity type, a collector region, having a collector contact region, in a second well of a second conductivity type, and an emitter region, having an emitter contact region, in the first well, located between the base contact region and the second well, and a reverse-doped resistance well, of the second conductivity type, located in the first well of the first conductivity type between the base contact region and the emitter contact region structured to decrease turn-on voltage of the bipolar transistor device.Type: GrantFiled: June 23, 2023Date of Patent: July 2, 2024Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Kyongjin Hwang, Raunak Kumar, Robert J. Gauthier, Jr.
-
Publication number: 20240213240Abstract: Structures for an electrostatic discharge protection device and methods of forming same. The structure comprises a first well and a second well in the semiconductor substrate. The first and second wells have a first conductivity type. The structure further comprises a third well and a fourth well in the semiconductor substrate. The third and fourth wells have a second conductivity type, the third well includes a portion that overlaps with the first well, and the fourth well includes a portion that overlaps with the second well.Type: ApplicationFiled: December 22, 2022Publication date: June 27, 2024Inventors: Sagar Premnath Karalkar, Ephrem Gebreselasie, Rajendran Krishnasamy, Robert J. Gauthier, JR., Souvick Mitra
-
Patent number: 11990466Abstract: The present disclosure relates to semiconductor structures and, more particularly, to improved turn-on voltage of high voltage electrostatic discharge device and methods of manufacture. The structure comprises a high voltage NPN with polysilicon material on an isolation structure located at a base region, the polysilicon material extending to at least one of a collector and emitter of a bipolar junction transistor (BJT), and the polysilicon material completely covering the base region of the BJT.Type: GrantFiled: October 14, 2021Date of Patent: May 21, 2024Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Kyong Jin Hwang, Robert J. Gauthier, Jr., Jie Zeng
-
Patent number: 11978733Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high-voltage electrostatic discharge (ESD) devices and methods of manufacture. The structure comprising a vertical silicon controlled rectifier (SCR) connecting to an anode, and comprising a buried layer of a first dopant type in electrical contact with an underlying continuous layer of a second dopant type within a substrate.Type: GrantFiled: August 5, 2021Date of Patent: May 7, 2024Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Kyong Jin Hwang, Milova Paul, Sagar P. Karalkar, Robert J. Gauthier, Jr.
-
Publication number: 20240145585Abstract: The present disclosure relates to semiconductor structures and, more particularly, to heterojunction bipolar transistors (HBTs) with a buried trap rich region and methods of manufacture. The structure includes: a heterojunction bipolar transistor comprising a collector region, a base region and an emitter region; and at least one non-single-crystal semiconductor region in the collector region of the heterojunction bipolar transistor.Type: ApplicationFiled: November 1, 2022Publication date: May 2, 2024Inventors: Anupam DUTTA, Rajendran KRISHNASAMY, Vvss Satyasuresh CHOPPALLI, Vibhor JAIN, Robert J. Gauthier, JR.
-
Patent number: 11955472Abstract: Disclosed are embodiments of a semiconductor structure that includes a semiconductor-controlled rectifier (e.g., for electrostatic discharge (ESD) protection). The SCR can be readily integrated into advanced semiconductor-on-insulator processing technology platforms (e.g., a fully depleted silicon-on-insulator (FDSOI) processing technology platform) that employ hybrid semiconductor substrates (i.e., semiconductor substrates with both bulk semiconductor and semiconductor-on-insulator regions) and is configured with an on-Pwell semiconductor-on-insulator gate structure that is tied to an anode terminal to effectively lower the SCR trigger voltage. To further lower the trigger voltage of the SCR, the Pwell on which the gate structure sits may be made narrower than the gate structure and/or the doping profile of the Pwell on which the gate structure sits may be graded (e.g., P to P? closer to insulator layer).Type: GrantFiled: December 17, 2021Date of Patent: April 9, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Meng Miao, Alain Loiseau, Souvick Mitra, Wei Liang, Robert J. Gauthier, Jr., Anindya Nath
-
Patent number: 11942472Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high-voltage electrostatic discharge (ESD) devices and methods of manufacture. The structure includes a vertical silicon-controlled rectifier (SCR) connecting to an anode, and includes a buried layer of a first dopant type in electrical contact with an underlying buried layer a second dopant type split with an isolation region of the first dopant type within a substrate.Type: GrantFiled: September 15, 2021Date of Patent: March 26, 2024Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Kyong Jin Hwang, Milova Paul, Sagar Premnath Karalkar, Robert J. Gauthier, Jr.