Patents by Inventor Robert J. Volentine
Robert J. Volentine has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10949286Abstract: In one example in accordance with the present disclosure, a system for handling memory errors includes a memory module having volatile components and non-volatile components. The system includes a BIOS chip having BIOS code and a BIOS non-volatile (NV) memory. The BIOS NV memory stores error data associated with the memory module that was stored prior to a power-on or reset of the system. The system includes a processor to execute the BIOS code to, after the power-on or reset of the system end before an operating system is loaded; (1) read, from the BIOS NV memory, the error data; and (2) determine, based on the error data, whether to take a corrective action with respect to the memory module.Type: GrantFiled: January 12, 2015Date of Patent: March 16, 2021Assignee: Hewlett Packard Enterprise Development LPInventors: Robert J. Volentine, Frank L. Wu
-
Patent number: 10620859Abstract: In one example in accordance with the present disclosure, a device comprising a host computing device further comprises a processor, a non-volatile dual inline memory module (NVDIMM) comprising metadata indicating system configuration information associated with the NVDIMM, and a basic input output system (BIOS) comprising system configuration information associated with the host computing device. The BIOS may: determine whether there is a mismatch between the system configuration information of the host computing device and the system configuration information indicated by the metadata.Type: GrantFiled: September 27, 2017Date of Patent: April 14, 2020Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Viratkumar Maganlal Manvar, Frank Wu, Robert C Elliott, Robert J Volentine
-
Publication number: 20180095691Abstract: In one example in accordance with the present disclosure, a device comprising a host computing device further comprises a processor, a non-volatile dual inline memory module (NVDIMM) comprising metadata indicating system configuration information associated with the NVDIMM, and a basic input output system (BIOS) comprising system configuration information associated with the host computing device. The BIOS may: determine whether there is a mismatch between the system configuration information of the host computing device and the system configuration information indicated by the metadata.Type: ApplicationFiled: September 27, 2017Publication date: April 5, 2018Inventors: Virat MANVAR, Frank Wu, Robert C. ELLIOTT, Robert J. VOLENTINE
-
Publication number: 20180004591Abstract: In one example in accordance with the present disclosure, a system for handling memory errors includes a memory module having volatile components and non-volatile components. The system includes a BIOS chip having BIOS code and a BIOS non-volatile (NV) memory. The BIOS NV memory stores error data associated with the memory module that was stored prior to a power-on or reset of the system. The system includes a processor to execute the BIOS code to, after the power-on or reset of the system end before an operating system is loaded; (1) read, from the BIOS NV memory, the error data; and (2) determine, based on the error data, whether to take a corrective action with respect to the memory module.Type: ApplicationFiled: January 12, 2015Publication date: January 4, 2018Inventors: Robert J. VOLENTINE, Frank L. WU
-
Patent number: 9471231Abstract: Systems and methods are provided that may be employed to dynamically and intelligently allocate fault resistant memory (FRM) by calculating the currently required size of a protected reliable memory region for the FRM on an as-needed basis, rather than on a static basis. In one example, an operating system, or hypervisor or other virtualization layer may be employed to calculate the required size for the protected reliable memory region of the FRM based on current memory requirements of the virtualization layer kernel and running instances of other critical processes, and then to interact in real time with the system BIOS to cause an adjustment in the reserved protected reliable memory region.Type: GrantFiled: March 18, 2014Date of Patent: October 18, 2016Assignee: Dell Products L.P.Inventors: Jagadeesha Bollandoor, Kiran Kumar Devarapalli, Krishnaprasad Koladi, Robert J. Volentine
-
Publication number: 20150268874Abstract: Systems and methods are provided that may be employed to dynamically and intelligently allocate fault resistant memory (FRM) by calculating the currently required size of a protected reliable memory region for the FRM on an as-needed basis, rather than on a static basis. In one example, an operating system, or hypervisor or other virtualization layer may be employed to calculate the required size for the protected reliable memory region of the FRM based on current memory requirements of the virtualization layer kernel and running instances of other critical processes, and then to interact in real time with the system BIOS to cause an adjustment in the reserved protected reliable memory region.Type: ApplicationFiled: March 18, 2014Publication date: September 24, 2015Inventors: Jagadeesha Bollandoor, Kiran Kumar Devarapalli, Krishnaprasad Koladi, Robert J. Volentine
-
Patent number: 7895472Abstract: A system and method of a basic input output system (BIOS) test system are disclosed. According to an aspect, a basic input output system (BIOS) test system can include a BIOS test manager configured to enable BIOS testing of multiple information handling systems within a test environment. The BIOS test system can also include a local test harness driver operable to be coupled to the remote BIOS test manager to receive test routines, and a test buffer configured to receive a test routine from the BIOS test manager. The test routine can further be executed using a test engine integrated as a part of a BIOS of a particular information handling system.Type: GrantFiled: May 21, 2008Date of Patent: February 22, 2011Assignee: Dell Products, LPInventors: Natalie N. Quach, Mark W. Shutt, Peter Cloney, Robert J. Volentine
-
Patent number: 7681023Abstract: A method according to the invention ensures optimal memory configuration in a computer: A determination is made whether performance can be improved by rearranging the DIMMs that are installed in the computer. If so, then a user of the computer is notified that the DIMMs can be rearranged to improve performance.Type: GrantFiled: April 30, 2004Date of Patent: March 16, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert J. Volentine, Mark A. Piwonka, Patrick L. Gibbons
-
Publication number: 20090292949Abstract: A system and method of a basic input output system (BIOS) test system are disclosed. According to an aspect, a basic input output system (BIOS) test system can include a BIOS test manager configured to enable BIOS testing of multiple information handling systems within a test environment. The BIOS test system can also include a local test harness driver operable to be coupled to the remote BIOS test manager to receive test routines, and a test buffer configured to receive a test routine from the BIOS test manager. The test routine can further be executed using a test engine integrated as a part of a BIOS of a particular information handling system.Type: ApplicationFiled: May 21, 2008Publication date: November 26, 2009Applicant: DELL PRODUCTS, LPInventors: Natalie N. Quach, Mark W. Shutt, Peter Cloney, Robert J. Volentine
-
Patent number: 7130950Abstract: Client software stores an identifier corresponding to memory configuration data of interest and causes a software interrupt that requests a memory configuration read function. An interrupt read function handler then reads the data of interest responsive to the identifier and returns the data of interest. The client software may include, for example, BIOS firmware or application software executing in real or protected mode. The memory configuration information may be stored in a hidden I/O or MMIO register device. In such an embodiment, the interrupt handler may enable access to the hidden I/O or MMIO register device prior to reading the data of interest and disable access to the hidden I/O or MMIO register device afterwards.Type: GrantFiled: April 30, 2004Date of Patent: October 31, 2006Assignee: Hewlett-Packard Development Company, LP.Inventor: Robert J. Volentine
-
Patent number: 6363473Abstract: A computer system that simulates a memory stack in a non-general purpose register set in the computer's CPU. The computer system can use the simulated memory stack to store a return address before jumping to a subroutine or use the simulated stack to store a data value for subsequent retrieval and use. The non-general purpose register set may include memory type range registers (MTRRs). One of the MTRRs is designated as the stack pointer register and is used to store a pointer index value which identifies which of the other MTRR registers is associated with the top of the simulated memory stack. The computer system preferably includes a non-volatile memory, such as a ROM, which contains executable instructions for implementing the simulated memory stack. The instructions provide for incrementing and decrementing the pointer index value and writing to and reading from the MTRR registers identified by the pointer index as associated with the top of simulated stack.Type: GrantFiled: April 1, 1999Date of Patent: March 26, 2002Assignee: Compaq Information Technologies Group, L.P.Inventors: Robert J. Volentine, Rahul G. Patel