Patents by Inventor Robert John Harrison
Robert John Harrison has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240012946Abstract: Security measures for signal paths with tree structures can be implemented at design phase using an EDA software program or tool with security feature functionality that, when executed by a computing system, directs the computing system to: display a canvas through which components of a circuit are arranged; and provide a menu of commands, including an option to add components from a library to the canvas and an option to secure a tree. In response to receiving a selection of the option to secure the tree, the system can be directed to add a hardware countermeasure coupled to at least two lines or terminal nodes of a tree structure identified from components on the canvas or in a netlist corresponding to a circuit's design.Type: ApplicationFiled: September 21, 2023Publication date: January 11, 2024Inventors: Michael WEINER, Robert John HARRISON, Oded GOLOMBEK, Yoav Asher LEVY
-
Patent number: 11797714Abstract: Security measures for signal paths with tree structures can be implemented at design phase using an EDA software program or tool with security feature functionality that, when executed by a computing system, directs the computing system to: display a canvas through which components of a circuit are arranged; and provide a menu of commands, including an option to add components from a library to the canvas and an option to secure a tree. In response to receiving a selection of the option to secure the tree, the system can be directed to add a hardware countermeasure coupled to at least two lines or terminal nodes of a tree structure identified from components on the canvas or in a netlist corresponding to a circuit's design.Type: GrantFiled: December 20, 2019Date of Patent: October 24, 2023Assignee: ARM LIMITEDInventors: Michael Weiner, Robert John Harrison, Oded Golombek, Yoav Asher Levy
-
Patent number: 11545976Abstract: An integrated circuit comprises a power input, digital logic circuitry, a plurality of charge stores, and obscuring circuitry. The charge stores are configured to receive power from the power input, are distributed through the digital logic circuitry and are capable of providing power to the digital logic circuitry. The obscuring circuitry is configured to obscure electromagnetic emissions associated with flow of current in current loops between the plurality of charge stores and the digital logic circuitry by switching between a plurality of different charge store activation patterns, wherein each charge store activation pattern describes a different selection of one or more of the plurality of charge stores providing power to the digital logic circuitry at a given time.Type: GrantFiled: August 4, 2021Date of Patent: January 3, 2023Assignee: Arm LimitedInventors: Richard Andrew Paterson, Robert John Harrison
-
Publication number: 20210192089Abstract: Security measures for signal paths with tree structures can be implemented at design phase using an EDA software program or tool with security feature functionality that, when executed by a computing system, directs the computing system to: display a canvas through which components of a circuit are arranged; and provide a menu of commands, including an option to add components from a library to the canvas and an option to secure a tree. In response to receiving a selection of the option to secure the tree, the system can be directed to add a hardware countermeasure coupled to at least two lines or terminal nodes of a tree structure identified from components on the canvas or in a netlist corresponding to a circuit's design.Type: ApplicationFiled: December 20, 2019Publication date: June 24, 2021Inventors: Michael WEINER, Robert John HARRISON, Oded GOLOMBEK, Yoav Asher LEVY
-
Patent number: 10997322Abstract: An apparatus is provided to enable power supply input to be isolated from power supply output. Power is received from a first power signal at a first of a plurality of charge stores. A second power signal is output from a second of the plurality of charge stores. The second power signal is isolated from the first power supply. The first charge store can be charged from the power input whilst isolated from the power output. The second charge store can be discharged to the power output, while isolated from the power input.Type: GrantFiled: May 1, 2018Date of Patent: May 4, 2021Assignee: Arm LimitedInventors: Adeline-Fleur Fleming, Carl Wayne Vineyard, George Mcneil Lattimore, Christopher Neal Hinds, Robert John Harrison, Mikael Rien, Abdellah Bakhali, Robert Christiaan Schouten, Jean-Charles Bolinhas
-
Patent number: 10924261Abstract: An apparatus includes a power input, a power output, and a plurality of independent powering units each comprising at least one charge store. Each of the plurality of powering units is capable of receiving power from the power input while isolating the power output, and each of the plurality of powering units is capable of outputting power to the power output while isolating the power input.Type: GrantFiled: May 22, 2017Date of Patent: February 16, 2021Assignee: ARM LimitedInventors: Robert John Harrison, Mikael Rien, Carl Wayne Vineyard, George Mcneil Lattimore, Christopher Neal Hinds, Adeline-Fleur Fleming
-
Patent number: 10387234Abstract: A data processing apparatus 2 includes processing circuitry 4 performing processing operations which move the processing circuitry 4 between logical states. Monitoring circuitry 18 monitors logical state variables of the processing circuitry and these are supplied to prediction circuitry 30 which detects predetermined patterns within the logical states which are indicative (previously correlated with) of a future potential temporary insufficiency in the supply power to the processing circuitry 4. When such a pattern is detected, then power control circuitry 8,10 serves to trigger a mitigation response to counteract the future potential temporary insufficiency in power supply, such as temporarily reducing the clock frequency and/or boosting the supply voltage.Type: GrantFiled: August 5, 2016Date of Patent: August 20, 2019Assignee: ARM LIMITEDInventors: Richard Paterson, Robert John Harrison, Peter Uttley
-
Publication number: 20180337767Abstract: Power is received from a first power signal a first of a plurality of charge stores. A second power signal is output from a second of the plurality of charge stores. The second power signal is isolated from the first power supply.Type: ApplicationFiled: May 22, 2017Publication date: November 22, 2018Inventors: Robert John HARRISON, Mikael RIEN, Carl Wayne VINEYARD, George McNeil LATTIMORE, Christopher Neal HINDS, Adeline-Fleur FLEMING
-
Publication number: 20180336372Abstract: Power is received from a first power signal at a first of a plurality of charge stores. A second power signal is output from a second of the plurality of charge stores. The second power signal is isolated from the first power supply.Type: ApplicationFiled: May 1, 2018Publication date: November 22, 2018Inventors: Adeline-Fleur FLEMING, Carl Wayne VINEYARD, George McNeil LATTIMORE, Christopher Neal HINDS, Robert John HARRISON, Mikael RIEN, Abdellah BAKHALI, Robert Christiaan SCHOUTEN, Jean-Charles BOLINHAS
-
Patent number: 9984194Abstract: A computer-implemented method of integrated circuit design comprises: using a computer, producing an integrated circuit layout for multiple instances of a circuitry element, wherein interface components in one instance of said circuitry element communicate with complementary interface components in an adjacent instance of said circuitry element, said interface components being identical between said multiple instances; said producing step comprising: for one instance of said circuitry element, generating an integrated circuit layout for said one instance of said circuitry element on the basis of timing parameters of said complementary interface components with which said one instance communicates in use; detecting timing characteristics of said interface components of said one instance of said circuitry element; applying said detected timing characteristics as said timing parameters of said complementary interface components; and repeating said generating step.Type: GrantFiled: September 15, 2015Date of Patent: May 29, 2018Assignee: ARM LimitedInventors: Ramnath Bommu Sabbiah Swamy, Robert John Harrison
-
Publication number: 20180039323Abstract: A data processing apparatus 2 includes processing circuitry 4 performing processing operations which move the processing circuitry 4 between logical states. Monitoring circuitry 18 monitors logical state variables of the processing circuitry and these are supplied to prediction circuitry 30 which detects predetermined patterns within the logical states which are indicative (previously correlated with) of a future potential temporary insufficiency in the supply power to the processing circuitry 4. When such a pattern is detected, then power control circuitry 8,10 serves to trigger a mitigation response to counteract the future potential temporary insufficiency in power supply, such as temporarily reducing the clock frequency and/or boosting the supply voltage.Type: ApplicationFiled: August 5, 2016Publication date: February 8, 2018Inventors: Richard PATERSON, Robert John HARRISON, Peter UTTLEY
-
Publication number: 20170076033Abstract: A computer-implemented method of integrated circuit design comprises: using a computer, producing an integrated circuit layout for multiple instances of a circuitry element, wherein interface components in one instance of said circuitry element communicate with complementary interface components in an adjacent instance of said circuitry element, said interface components being identical between said multiple instances; said producing step comprising: for one instance of said circuitry element, generating an integrated circuit layout for said one instance of said circuitry element on the basis of timing parameters of said complementary interface components with which said one instance communicates in use; detecting timing characteristics of said interface components of said one instance of said circuitry element; applying said detected timing characteristics as said timing parameters of said complementary interface components; and repeating said generating step.Type: ApplicationFiled: September 15, 2015Publication date: March 16, 2017Inventors: Ramnath Bommu Sabbiah SWAMY, Robert John HARRISON
-
Patent number: 5992793Abstract: An aerofoil comprises a leading edge and a trailing edge which define a mean chord length, and the aerofoil having an inner or root end adapted for attachment to an aircraft, and an outer end which includes a tip which is adapted in use to divide the airflow into two generally equal vortices one being an inner vortex and the other being an outer vortex the inner vortex being arranged to trail from an outer edge of a forward region of the tip and pass over a rear region of the tip.Type: GrantFiled: January 6, 1997Date of Patent: November 30, 1999Assignee: GKN Westland Helicopters LimitedInventors: Frederick John Perry, Robert John Harrison, Alan Brocklehurst
-
Patent number: 5927948Abstract: A propeller (10a) comprising a plurality of propeller blades (9a) each having a root end (11a) attached to the central propeller disc or hub (12a), an intermediate portion (13a) extending from the root end (11a) and having a generally aerofoil cross section extending chordwise between a leading edge (14a) and a trailing edge (15a), and the blade (9a) having a tip (19) at an end of the intermediate portion (13a) remote from the root end (11a), the tip (19) having a leading edge portion (20) extending forwardly from a junction (21) with the leading edge (14a) of the intermediate portion (13a) thus to provide a discontinuity or notch (25) in the leading edge (14a) of the blade (9a) at the junction (21).Type: GrantFiled: April 23, 1997Date of Patent: July 27, 1999Assignee: GKn Westland Helicopters LimitedInventors: Frederick John Perry, Alan Brocklehurst, Robert John Harrison