Patents by Inventor Robert Leidy
Robert Leidy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10409006Abstract: The present disclosure relates to semiconductor structures and, more particularly, to photonics chips and methods of manufacture. A structure includes: a photonics chip having a grated optical coupler; an interposer attached to the photonics chip, the interposer having a grated optical coupler; an optical epoxy material provided between the grated optical coupler of the photonics chip and the grated optical coupler of the interposer; and epoxy underfill material provided at interstitial regions between the photonics chip and the interposer which lie outside of an area of the grated optical couplers of the photonics chip and the interposer.Type: GrantFiled: January 18, 2018Date of Patent: September 10, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Jeffrey P. Gambino, Wolfgang Sauter, Christopher D. Muzzy, Charles L. Arvin, Robert Leidy
-
Publication number: 20180164508Abstract: The present disclosure relates to semiconductor structures and, more particularly, to photonics chips and methods of manufacture. A structure includes: a photonics chip having a grated optical coupler; an interposer attached to the photonics chip, the interposer having a grated optical coupler; an optical epoxy material provided between the grated optical coupler of the photonics chip and the grated optical coupler of the interposer; and epoxy underfill material provided at interstitial regions between the photonics chip and the interposer which lie outside of an area of the grated optical couplers of the photonics chip and the interposer.Type: ApplicationFiled: January 18, 2018Publication date: June 14, 2018Inventors: Jeffrey P. GAMBINO, Wolfgang SAUTER, Christopher D. MUZZY, Charles L. ARVIN, Robert LEIDY
-
Patent number: 9933577Abstract: The present disclosure relates to semiconductor structures and, more particularly, to photonics chips and methods of manufacture. A structure includes: a photonics chip having a grated optical coupler; an interposer attached to the photonics chip, the interposer having a grated optical coupler; an optical epoxy material provided between the grated optical coupler of the photonics chip and the grated optical coupler of the interposer; and epoxy underfill material provided at interstitial regions between the photonics chip and the interposer which lie outside of an area of the grated optical couplers of the photonics chip and the interposer.Type: GrantFiled: March 11, 2016Date of Patent: April 3, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Jeffery P. Gambino, Wolfgang Sauter, Christopher D. Muzzy, Charles L. Arvin, Robert Leidy
-
Publication number: 20170261693Abstract: The present disclosure relates to semiconductor structures and, more particularly, to photonics chips and methods of manufacture. A structure includes: a photonics chip having a grated optical coupler; an interposer attached to the photonics chip, the interposer having a grated optical coupler; an optical epoxy material provided between the grated optical coupler of the photonics chip and the grated optical coupler of the interposer; and epoxy underfill material provided at interstitial regions between the photonics chip and the interposer which lie outside of an area of the grated optical couplers of the photonics chip and the interposer.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventors: Jeffery P. GAMBINO, Wolfgang Sauter, Christopher D. MUZZY, Charles L. ARVIN, Robert LEIDY
-
Publication number: 20080108170Abstract: A CMOS image sensor and method of fabrication wherein the sensor includes Copper (Cu) metallization levels allowing for incorporation of a thinner interlevel dielectric stack to result in a pixel array exhibiting increased light sensitivity. The CMOS image sensor includes structures having a minimum thickness of barrier layer metal that traverses the optical path of each pixel in the sensor array or, that have portions of barrier layer metal selectively removed from the optical paths of each pixel, thereby minimizing reflectance. That is, by implementing various block or single mask methodologies, portions of the barrier layer metal are completely removed at locations of the optical path for each pixel in the array. In a further embodiment, the barrier metal layer may be formed atop the Cu metallization by a self-aligned deposition.Type: ApplicationFiled: December 19, 2007Publication date: May 8, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Jeffrey Gambino, Mark Jaffe, Robert Leidy, Richard Rassel, Anthony Stamper
-
Publication number: 20080073742Abstract: An imaging system for use in a digital camera or cell phone utilizes one chip for logic and one chip for image processing. The chips are interconnected using around-the-edge or through via conductors extending from bond pads on the active surface of the imaging chip to backside metallurgy on the imaging chip. The backside metallurgy of the imaging chip is connected to metallurgy on the active surface of the logic chip using an array of solder bumps in BGA fashion. The interconnection arrangement provides a CSP which matches the space constraints of a cell phone, for example. The arrangement also utilizes minimal wire lengths for reduced noise. Connection of the CSP to a carrier package may be either by conductive through vias or wire bonding. The CSP is such that the imaging chip may readily be mounted across an aperture in the wall of a cell phone, for example, so as to expose the light sensitive pixels on the active surface of said imaging chip to light.Type: ApplicationFiled: November 20, 2007Publication date: March 27, 2008Inventors: James Adkisson, Jeffrey Gambino, Mark Jaffe, Robert Leidy, Stephen Luce, Richard Rassell, Edmund Sprogis
-
Publication number: 20070187787Abstract: A pixel for an image sensor includes a photosensor located within a substrate. A patterned dielectric layer having an aperture registered with the photosensor is located over the substrate. A lens structure is located over the dielectric layer and also registered with the photosensor. A liner layer is located contiguously upon a top surface of the dielectric layer, and the sidewalls and bottom of the aperture. The liner layer provides for enhanced reflection for off-axis incoming light and enhanced capture thereof by the photosensor. When the aperture does not provide a dielectric layer border for a metallization layer embedded within the dielectric layer, an exposed edge of the metallization layer may be chamfered.Type: ApplicationFiled: February 16, 2006Publication date: August 16, 2007Inventors: Kristin Ackerson, James Adkisson, John Ellis-Monaghan, Jeffrey Gambino, Timothy Hoague, Mark Jaffe, Robert Leidy, Matthew Moon, Richard Passel
-
Publication number: 20070138380Abstract: A photo sensing structure and methods for forming the same. The structure includes (a) a semiconductor substrate and (b) a photo collection region on the semiconductor substrate. The structure also includes a funneled light pipe on top of the photo collection region. The funneled light pipe includes (i) a bottom cylindrical portion on top of the photo collection region of the photo collection region, and (ii) a funneled portion which has a tapered shape and is on top and in direct physical contact with the bottom cylindrical portion. The structure further includes a color filter region on top of the funneled light pipe.Type: ApplicationFiled: December 16, 2005Publication date: June 21, 2007Inventors: James Adkisson, Jeffrey Gambino, Robert Leidy, Richard Rassel
-
Publication number: 20070114622Abstract: A CMOS image sensor array and method of fabrication wherein the sensor includes Copper (Cu) metallization levels allowing for incorporation of a inner interlevel dielectric stack with improved thickness uniformity to result in a pixel array exhibiting increased light sensitivity. In the sensor array, each Cu metallization level includes a Cu metal wire structure formed at locations between each array pixel and, a barrier material layer is formed on top each Cu metal wire structure that traverses the pixel optical path. By implementing a single mask or self-aligned mask methodology, a single etch is conducted to completely remove the interlevel dielectric and barrier layers that traverse the optical path. The etched opening is then refilled with dielectric material.Type: ApplicationFiled: January 17, 2007Publication date: May 24, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Jeffrey Gambino, Mark Jaffe, Robert Leidy, Anthony Stamper
-
Publication number: 20070087463Abstract: A novel pixel sensor structure formed on a substrate of a first conductivity type includes a photosensitive device of a second conductivity type and a surface pinning layer of the first conductivity type. A trench isolation structure is formed adjacent to the photosensitive device pinning layer. The trench isolation structure includes a dopant region comprising material of the first conductivity type selectively formed along a sidewall of the isolation structure that is adapted to electrically couple the surface pinning layer to the underlying substrate. The corresponding method for forming the dopant region selectively formed along the sidewall of the isolation structure comprises an out-diffiusion process whereby dopant materials present in a doped material layer formed along selected portions in the trench are driven into the underlying substrate during an anneal.Type: ApplicationFiled: November 27, 2006Publication date: April 19, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Mark Jaffe, Robert Leidy
-
Publication number: 20060267013Abstract: A novel pixel sensor structure formed on a substrate of a first conductivity type includes a photosensitive device of a second conductivity type and a surface pinning layer of the first conductivity type. An isolation structure is formed adjacent to the photosensitive device pinning layer. The isolation structure includes a dopant region comprising material of the first conductivity type selectively formed along a sidewall of the isolation structure that is adapted to electrically couple the surface pinning layer to the underlying substrate. The corresponding method for forming the dopant region selectively formed along the sidewall of the isolation structure comprises an out-diffusion process whereby dopant materials present in a doped material layer formed along selected portions in the isolation structure are driven into the underlying substrate during an anneal.Type: ApplicationFiled: May 31, 2005Publication date: November 30, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Mark Jaffe, Robert Leidy
-
Publication number: 20060261427Abstract: A structure and method for increasing the sensitivity of pixel sensors by eliminating a gap space formed between adjacent microlens structures in a pixel sensor array. Advantageously, exposure and flowing conditions are such that adjacent microlens structures touch (are webbed) at a horizontal cross-section, yet have a round lens shape in all directions. Particularly, exposure and flowing conditions are such that each touching microlens structure is formed to have a matched uniform radius of curvature at a horizontal cross-section and at a 45 degree cross-sections. To improve quality of mircrolens structure uniformity exhibited at all pixel locations including those near a pixel array edge or corner, a top anti-reflective coating layer is applied on top of a photoresist layer prior to the exposure and flowing steps.Type: ApplicationFiled: March 17, 2006Publication date: November 23, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Dillon, Timothy Hoague, Robert Leidy
-
Publication number: 20060261426Abstract: A structure and method for increasing the sensitivity of pixel sensors by eliminating a gap space formed between adjacent microlens structures in a pixel sensor array. Advantageously, exposure and flowing conditions are such that adjacent microlens structures touch (are webbed) at a horizontal cross-section, yet have a round lens shape in all directions. Particularly, exposure and flowing conditions are such that each touching microlens structure is formed to have a matched uniform radius of curvature at a horizontal cross-section and at a 45 degree cross-sections.Type: ApplicationFiled: May 18, 2005Publication date: November 23, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy Hoague, Robert Leidy
-
Publication number: 20060204859Abstract: A mask structure and photolithographic method using the same for obtaining shorter and thinner line or feature lengths for optimizing power consumption and performance in semiconductor devices. According to a first aspect, a method for enabling trimming of semiconductor linewidth dimensions implements an extra dose trim mask. The lithographic method using the extra dose trim mask to make small adjustments to patterned linewidth exposures for enhanced CD control may be used to trim or adjust whole or a plurality of regions of a lithographic exposure. There is additionally provided a structure and method of creating a lithographic dual exposure mask having one or more regions comprising one or more partial energy absorptive layers such that, when subject to a blanket dose, enable smaller image size adjustments in those regions.Type: ApplicationFiled: March 9, 2005Publication date: September 14, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert Leidy, Charles Parrish, Jed Rankin, David Shanks, Charles Whiting
-
Publication number: 20060138480Abstract: An image sensor and method of fabrication wherein the sensor includes Copper (Cu) metallization levels allowing for incorporation of a thinner interlevel dielectric stack to result in a pixel array exhibiting increased light sensitivity. The image sensor includes structures having a minimum thickness of barrier layer metal that traverses the optical path of each pixel in the sensor array or, that have portions of barrier layer metal selectively removed from the optical paths of each pixel, thereby minimizing reflectance. That is, by implementing various block or single mask methodologies, portions of the barrier layer metal are completely removed at locations of the optical path for each pixel in the array. In a further embodiment, the barrier metal layer may be formed atop the Cu metallization by a self-aligned deposition.Type: ApplicationFiled: December 23, 2004Publication date: June 29, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Jeffrey Gambino, Mark Jaffe, Robert Leidy, Richard Rassel, Anthony Stamper
-
Publication number: 20060128126Abstract: A novel image sensor structure formed on a substrate of a first conductivity type includes a photosensitive device of a second conductivity type and a surface pinning layer of the first conductivity type. A trench isolation region is formed adjacent to the photosensitive device pinning layer. The structure includes a dopant region comprising material of the first conductivity type formed along a sidewall of the isolation region that is adapted to electrically couple the pinning layer to the substrate. The corresponding method facilitates an angled ion implantation of dopant material in the isolation region sidewall by first fabricating the photoresist layer and reducing its size by removing a corner, or a corner portion thereof, which may block the angled implant material. To facilitate the angled implant to the sidewall edge past resist block masks, two methods are proposed: 1) a spacer type etch of the imaged photoresist; or, 2) a corner sputter process of the imaged photoresist.Type: ApplicationFiled: December 13, 2004Publication date: June 15, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Mark Jaffe, Arthur Johnson, Robert Leidy, Jeffrey Maling
-
Publication number: 20060113622Abstract: An image sensor array and method of fabrication wherein the sensor includes Copper (Cu) metallization levels allowing for incorporation of a thinner interlevel dielectric stack with improved thickness uniformity to result in a pixel array exhibiting increased light sensitivity. In the sensor array, each Cu metallization level includes a Cu metal wire structure formed at locations between each array pixel and, a barrier material layer is formed on top each Cu metal wire structure that traverses the pixel optical path. By implementing a single mask or self-aligned mask methodology, a single etch is conducted to completely remove the interlevel dielectric and barrier layers that traverse the optical path. The etched opening is then refilled with dielectric material.Type: ApplicationFiled: November 30, 2004Publication date: June 1, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Adkisson, Jeffrey Gambino, Mark Jaffe, Robert Leidy, Anthony Stamper
-
Publication number: 20050023641Abstract: A linewidth measurement structure for determining linewidths of damascened metal lines formed in an insulator is provided. The linewidth measurement structure including: a damascene polysilicon line formed in the insulator, the polysilicon line having an doped region having a predetermined resistivity.Type: ApplicationFiled: August 18, 2004Publication date: February 3, 2005Inventor: Robert Leidy
-
Patent number: 6278102Abstract: A method of detecting electromagnetic radiation with an active pixel sensor photosensitive device having an extremely thin virtual pinning layer formed by inverting semiconductor material at the surface of a photosensitive region. The thin pinning layer improves blue light response. The inverted pinning layer is produced by connecting a negative potential source to a transparent conductive layer, preferably made of indium-tin-oxide positioned over most of the photosensitive region. The conductive layer is insulated from the photosensitive region by a thin insulating layer. Connection to the pinning layer is through a coupling region formed in an area not covered by the conductive and insulating layers. Red light response is improved and the depth of the photosensitive region reduced by creating a strained layer, preferably of germanium silicon, deep within the photosensitive region. The strained layer has a modified bandgap which increases the absorption rate of red light.Type: GrantFiled: October 12, 1999Date of Patent: August 21, 2001Assignee: International Business Machines CorporationInventors: Terence B. Hook, Jeffrey B. Johnson, Robert Leidy, Hon-Sum P. Wong