Patents by Inventor Robert N. Allgood
Robert N. Allgood has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4659944Abstract: A voltage detecting circuit is provided for generating an output signal when an input signal exceeds the power supply voltage by a predetermined amount. A reference current is established by an output stage using a first current mirror. A second current mirror is connected to the output stage and detects the input voltage level by forcing a greater or lesser amount of current through the output stage to provide a high or low level output voltage.Type: GrantFiled: April 8, 1985Date of Patent: April 21, 1987Assignee: Motorola, Inc.Inventors: James A. Miller, Sr., Robert N. Allgood, Richard W. Ulmer
-
Patent number: 4508983Abstract: An MOS analog switch utilizing two transmission gates which are compensated by a third transmission gate is provided. The transmission gates may be either single or complementary conductivity type transmission gates and are controlled by complementary clock signals. A method and apparatus for minimizing clock skew thereby reducing error voltages caused by parasitic capacitance are provided.Type: GrantFiled: February 10, 1983Date of Patent: April 2, 1985Assignee: Motorola, Inc.Inventors: Robert N. Allgood, Joe W. Peterson, Roger A. Whatley
-
Patent number: 4472647Abstract: A voltage compatible circuit for providing TTL and CMOS level inputs and/or outputs is provided. An input signal level detection portion generates either a CMOS or a TTL mode signal in response to a voltage level selection signal. One or more input buffers and/or output buffers is coupled to the CMOS and TTL mode signals. The input buffers are responsive to input signals within predetermined CMOS voltage levels in response to a voltage level signal having at least a predetermined value determined by the input signal level detection portion and within predetermined TTL voltage levels otherwise. The output buffers provide output signals within predetermined CMOS voltage levels in response to a voltage level signal having at least a predetermined value determined by the input signal level detection portion and within predetermined TTL voltage levels otherwise. A reference voltage portion and a bias generator portion are coupled to the input and output buffers to provide the predetermined voltage levels.Type: GrantFiled: August 20, 1982Date of Patent: September 18, 1984Assignee: Motorola, Inc.Inventors: Robert N. Allgood, Stephen H. Kelley, Richard W. Ulmer
-
Patent number: 4469959Abstract: An input buffer circuit for translating TTL level inputs to CMOS levels and which constitutes a part of a monolithic semiconductor device is provided. An input inverter stage has the source of its load transistor connected via a bipolar transistor to a first voltage level. When a second voltage level at which the monolithic semiconductor device is intended to operate exceeds the first voltage level, an MOS transistor coupled in parallel with the bipolar transistor bypasses the bipolar transistor and connects the source of the load transistor directly to the first voltage level, thus eliminating the V.sub.BE drop of the bipolar transistor. The bypass means compensate for the body effect of the load transistor and maintain the switch point of the input inverter stage at a relatively constant point.Type: GrantFiled: March 15, 1982Date of Patent: September 4, 1984Assignee: Motorola, Inc.Inventors: Kevin Luke, Robert N. Allgood
-
Patent number: 4384277Abstract: An operational amplifier capable of selectively performing a variety of circuit functions is provided. A single operational amplifier utilizes switched capacitors for sampling and holding an input signal, for establishing a low frequency pole, for applying the sample to an output capacitance to charge the capacitance and for comparing the input signal with a reference. The multi-function circuit provides a large savings in circuit area and permits versatility of circuit applications. One embodiment of the invention is to utilize a companding DAC having a capacitor array which may be used as the output capacitance of the operational amplifier circuit. The DAC provided utilizes an R ladder DAC coupled directly to a C DAC and has a switching structure that is simpler than comparable prior art circuits. The DAC is asynchronous and has programmable A-and Mu-255 law PCM conversion capability.Type: GrantFiled: May 8, 1981Date of Patent: May 17, 1983Assignee: Motorola, Inc.Inventors: Robert N. Allgood, Stephen H. Kelley
-
Patent number: 4370632Abstract: An operational amplifier capable of selectively performing a variety of circuit functions is provided. A single operational amplifier utilizes switched capacitors for sampling and holding an input signal, for establishing a low frequency pole, for applying the sample to an output capacitance to charge the capacitance and for comparing the input signal with a reference. The multi-function circuit provides a large savings in circuit area and permits versatility of circuit applications. One embodiment of the invention is to utilize a companding DAC having a capacitor array which may be used as the output capacitance of the operational amplifier circuit. The DAC provided utilizes an R ladder DAC coupled directly to a C DAC and has a switching structure that is simpler than comparable prior art circuits. The DAC is asynchronous and has programmable A-and Mu-255 law PCM conversion capability.Type: GrantFiled: May 8, 1981Date of Patent: January 25, 1983Assignee: Motorola, Inc.Inventors: Robert N. Allgood, Stephen H. Kelley, Richard W. Ulmer, Henry Wurzburg
-
Patent number: 4303958Abstract: There is provided a reverse battery protection circuit which does not have current limiting resistors to limit current in all portions of the circuit. The protection is obtained by connecting the substrate tubs of N-channel drivers through another N-channel transistor to VSS. The another N-channel transistor has its gate electrode connected to voltage terminal VDD. Accordingly, when reverse voltage is applied to the circuit, VDD will be negative and therefore the another N-channel transistor will not be conductive. This prevents the output driver transistor from becoming a conductive parasitic bipolar transistor.Type: GrantFiled: June 18, 1979Date of Patent: December 1, 1981Assignee: Motorola Inc.Inventor: Robert N. Allgood
-
Patent number: 4260959Abstract: An MOS oscillator is provided which has reduced sensitivity to power supply voltage variations and to threshold processing variations. A plurality of field effect transistors are connected in series to provide reference voltages to establish two trip points for a comparator. A second input of the comparator is connected to a capacitor whose charging and discharging is controlled by the output of the comparator. The plurality of series connected transistors form unsymmetrical active device dividers. The unsymmetrical configuration is chosen such that power supply variations and threshold variations cancel much of the charge current variation due to these variations. Matched current sources are used throughout the oscillator circuit.Type: GrantFiled: July 16, 1979Date of Patent: April 7, 1981Assignee: Motorola, Inc.Inventor: Robert N. Allgood