Patents by Inventor Robert Proebsting
Robert Proebsting has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8164918Abstract: One embodiment of the present invention provides a system that facilitates reducing the power needed for proximity communication. This system includes an integrated circuit with an array of transmission pads that transmit signals using proximity communication. This array is comprised of a set of macropads, where each given macropad is comprised of a set of micropads that can be configured to transmit a signal. A steering fabric routes signals to and within macropads, such that a subset of the micropads in the array can be configured to transmit the signal to a receiving component. Each macropad receives a limited number of input signals, with the steering fabric routing input signals to the micropads of the macropads. By limiting the number of input signals that are routed to the micropads of the macropads, the steering fabric eliminates redundant steering configurations for the array and reduces the power needed to transmit the signal.Type: GrantFiled: December 24, 2008Date of Patent: April 24, 2012Assignee: Oracle America, Inc.Inventors: Alex Chow, Robert J. Drost, Ronald Ho, Robert Proebsting, Arlene Proebsting, legal representative
-
Patent number: 8102203Abstract: A method for calibrating an offset voltage of an amplifier used to amplify capacitively coupled communication signals is described. During this process, a common voltage is applied to one or more inputs to the amplifier. Next, an output of the amplifier is iteratively, measured, and charge is applied to the one or more inputs until the offset voltage is less than a pre-determined value. Note that applying the charge may involve applying a sequence of one or more charge pulses.Type: GrantFiled: September 25, 2007Date of Patent: January 24, 2012Assignee: Oracle America, Inc.Inventors: Robert J. Drost, Robert Proebsting, Arlene Proebsting, legal representative, Scott M. Fairbanks, Ronald Ho
-
Patent number: 7994604Abstract: One embodiment of the present invention provides a system that facilitates reducing the power needed for proximity communication. This system includes an integrated circuit with an array of transmission pads that transmit a signal using proximity communication. A layer of fill metal is located in proximity to this array of transmission pads, wherein the layer of fill metal is “floating” (e.g., not connected to any signal). Leaving this layer of fill metal floating reduces the parasitic capacitance for the array of transmission pads, which can reduce the amount of power needed to transmit the signal.Type: GrantFiled: December 24, 2008Date of Patent: August 9, 2011Assignee: Oracle America, Inc.Inventors: Alex Chow, Robert J. Drost, Ronald Ho, Robert Proebsting, Arlene Proebsting, legal representative
-
Patent number: 7629813Abstract: A system that dynamically refreshes the inputs of a differential receiver. During operation, while a differential transmitter is not transmitting data, the system applies substantially equal voltages to the outputs of the differential transmitter so that the differential voltage on the outputs of the differential transmitter is substantially zero. The system then refreshes the inputs of an associated differential receiver by applying substantially equal voltages to the inputs of the differential receiver so that the differential voltage on the inputs of the differential receiver is substantially zero. The differential transmitter is coupled to the differential receiver through a DC blocking mechanism, which prevents a DC voltage on the differential transmitter from reaching the differential receiver.Type: GrantFiled: January 5, 2006Date of Patent: December 8, 2009Assignee: Sun Microsystems, Inc.Inventors: Robert Proebsting, Robert J. Drost, Ronald Ho
-
Publication number: 20090205850Abstract: One embodiment of the present invention provides a system that facilitates reducing the power needed for proximity communication. This system includes an integrated circuit with an array of transmission pads that transmit signals using proximity communication. This array is comprised of a set of macropads, where each given macropad is comprised of a set of micropads that can be configured to transmit a signal. A steering fabric routes signals to and within macropads, such that a subset of the micropads in the array can be configured to transmit the signal to a receiving component. Each macropad receives a limited number of input signals, with the steering fabric routing input signals to the micropads of the macropads. By limiting the number of input signals that are routed to the micropads of the macropads, the steering fabric eliminates redundant steering configurations for the array and reduces the power needed to transmit the signal.Type: ApplicationFiled: December 24, 2008Publication date: August 20, 2009Applicant: SUN MICROSYSTEMS, INC.Inventors: Alex Chow, Robert J. Drost, Ronald Ho, Arlene Proebsting, Robert Proebsting
-
Publication number: 20090189674Abstract: One embodiment of the present invention provides a system that facilitates proximity communication. This system includes a circuit containing a bootstrap transistor and a pass-gate transistor, where the drain of the bootstrap transistor is coupled to the gate of the pass-gate transistor. Note that a first coupling capacitance exists between the source of the pass-gate transistor and the drain of the bootstrap transistor and a second coupling capacitance exists between the drain of the pass-gate transistor and the drain of the bootstrap transistor. During operation, the gate and the source of the bootstrap transistor are coupled to a high voltage, thereby causing an intermediate voltage at the drain of the bootstrap transistor.Type: ApplicationFiled: June 30, 2008Publication date: July 30, 2009Applicant: Sun Microsystems, Inc.Inventors: Alex Chow, Robert J. Drost, Ronald Ho, Robert Proebsting, Arlene Proebsting
-
Publication number: 20090079498Abstract: A method for calibrating an offset voltage of an amplifier used to amplify capacitively coupled communication signals is described. During this process, a common voltage is applied to one or more inputs to the amplifier. Next, an output of the amplifier is iteratively, measured, and charge is applied to the one or more inputs until the offset voltage is less than a pre-determined value. Note that applying the charge may involve applying a sequence of one or more charge pulses.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Applicant: SUN MICROSYSTEMS, INC.Inventors: Robert J. Drost, Robert Proebsting, Arlene Proebsting, Scott M. Fairbanks, Ronald Ho
-
Publication number: 20070153920Abstract: A system that dynamically refreshes the inputs of a differential receiver. During operation, while a differential transmitter is not transmitting data, the system applies substantially equal voltages to the outputs of the differential transmitter so that the differential voltage on the outputs of the differential transmitter is substantially zero. The system then refreshes the inputs of an associated differential receiver by applying substantially equal voltages to the inputs of the differential receiver so that the differential voltage on the inputs of the differential receiver is substantially zero. The differential transmitter is coupled to the differential receiver through a DC blocking mechanism, which prevents a DC voltage on the differential transmitter from reaching the differential receiver.Type: ApplicationFiled: January 5, 2006Publication date: July 5, 2007Inventors: Robert Proebsting, Robert Drost, Ronald Ho
-
Publication number: 20060087332Abstract: One embodiment of the present invention provides a system that improves communications between capacitively coupled integrated circuit chips. The system operates by situating an interposer over capacitive communication pads on a first integrated circuit chip, wherein the interposer is made up of material that is anisotropic with respect to transmitting capacitive signals. A second integrated circuit chip is situated so that communication pads on the second integrated circuit chip are aligned to capacitively couple signals between the integrated circuit chips through the interposer. The increased dielectric permittivity caused by the interposer can improve capacitive coupling between opposing communication pads on the integrated circuit chips. The interposer can also reduce cross talk between communication pads on the first integrated circuit chip and pads adjacent to the opposing communication pads on the second integrated circuit chip.Type: ApplicationFiled: October 22, 2004Publication date: April 27, 2006Inventors: Robert Drost, Ronald Ho, Robert Proebsting
-
Patent number: 6972596Abstract: One embodiment of the present invention provides a system that amplifies capacitively coupled inter-chip communication signals. During operation, the system transmits a signal through a capacitive transmitter pad and receives a corresponding input signal through a capacitive receiver pad. The system amplifies the input signal by feeding it through a number of cascaded CMOS inverters operating from ever-increasing power supply voltages from the first to the last inverter.Type: GrantFiled: February 3, 2004Date of Patent: December 6, 2005Assignee: Sun Microsystems, Inc.Inventors: Robert Proebsting, Robert J. Bosnyak
-
Publication number: 20050216876Abstract: One embodiment of the present invention provides an arrangement of differential pairs of wires that carry differential signals across a semiconductor chip. In this arrangement, differential pairs of wires are organized within a set of parallel tracks on the semiconductor chip. Furthermore, differential pairs of wires are organized to be non-adjacent within the tracks. This means that each true wire is separated from its corresponding complement wire by at least one intervening wire in the set of parallel tracks, thereby reducing coupling capacitance between corresponding true and complement wires. Moreover, this arrangement may include one or more twisting structures, wherein a twisting structure twists a differential pair of wires so that the corresponding true and complement wires are interchanged within the set of parallel tracks.Type: ApplicationFiled: March 26, 2004Publication date: September 29, 2005Inventors: Robert Proebsting, Ronald Ho, Robert Drost
-
Publication number: 20050206426Abstract: An integrated circuit delay device includes a digital delay line configured to provide a percent-of-clock period delay to a timing signal received at an input thereof, in response to a control signal. This control signal has a value that specifies a length of the delay. A delay line control circuit is also provided. The delay line control circuit is configured to generate the control signal by counting multiple cycles of a high frequency oscillator signal (e.g., ring oscillator signal) having a period less than the clock period, over a time interval having a duration greater than the clock period.Type: ApplicationFiled: May 23, 2005Publication date: September 22, 2005Inventors: Robert Proebsting, Cesar Talledo, David Pilling
-
Publication number: 20050166009Abstract: A dynamic random access memory integrated circuit and method includes internal refresh control and an array configured to receive read and write access requests having priority over pending refresh requests, wherein refresh requests are queueable and retired on clock cycles not requiring an access of the array and complete in one clock cycle. No on-board cache memory is required. A method includes: determining within the circuit when one of the banks of the array requires a refresh, prioritizing read and write access requests over pending refresh requests, read access requests initiating an access to the array without determining whether data is available from outside the array, and retiring within a clock cycle one pending refresh request to a bank when that bank has pending refresh requests and does not also require an access of the array on that clock cycle.Type: ApplicationFiled: March 21, 2005Publication date: July 28, 2005Inventor: Robert Proebsting
-
Publication number: 20050152199Abstract: A CAM cell is disclosed that includes a comparator and two three-transistor (3T) DRAM cells connected to a pair of associated bit lines. Data is stored using intrinsic capacitance of each 3T DRAM cell, and is applied to the gate terminal of a pull-down transistor of the comparator. During refresh operations, inverted data values are written onto the bit lines, and subsequently written from the bit lines to the 3T DRAM cells. In ternary embodiments, an inverting refresh circuit is used to re-invert the inverted data values prior to being written to the 3T DRAM cells. In one embodiment, the 3T DRAM cells are cross-coupled to the bit lines, and the inverting refresh circuit transfers bits from one bit line to the other.Type: ApplicationFiled: August 18, 2004Publication date: July 14, 2005Applicant: Integrated Device Technology, IncInventors: Kee Park, Robert Proebsting