Patents by Inventor Robert S. Grondalski
Robert S. Grondalski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7370042Abstract: Systems and methods are described for conscious digital data processing systems. These may include storing data in a set of associated nodes and performing relational operations on this data. In certain instances, the execution of instructions is recorded and new sequences of instructions are synthesized. These recorded instructions may be later spontaneously selected for execution. Values associated with the data may be kept in an array and the behavior of the digital data processing system tailored according to those values.Type: GrantFiled: June 30, 2003Date of Patent: May 6, 2008Inventor: Robert S. Grondalski
-
Publication number: 20040267802Abstract: Systems and methods are described for conscious digital data processing systems. These may include storing data in a set of associated nodes and performing relational operations on this data. In certain instances, the execution of instructions is recorded and new sequences of instructions are synthesized. These recorded instructions may be later spontaneously selected for execution. Values associated with the data may be kept in an array and the behavior of the digital data processing system tailored according to those values.Type: ApplicationFiled: June 30, 2003Publication date: December 30, 2004Inventor: Robert S. Grondalski
-
Patent number: 6654774Abstract: A computer-implemented method and system for performing an arithmetic shift right by n of an m-bit negative number. A right shifter executes a logical shift right operation on the number to be shifted. A left shifter performs a left shift on an m-bit mask of ones, left shifting the mask by the one's complement of n. An OR operation is then performed on the results of the two shifting operations, producing the desired arithmetic shift right result.Type: GrantFiled: September 26, 2000Date of Patent: November 25, 2003Assignee: Fujitsu LimitedInventors: Atul Dhablania, Takumi Maruyama, Robert S. Grondalski
-
Patent number: 6603333Abstract: A method and apparatus for protecting dynamic logic circuits from the effects of noise at the inputs to the dynamic logic circuits is disclosed. Parallel current flow or evaluate paths which couple an output node through a common node to a low voltage or ground rail include extra transistors in the current flow or evaluate path to allow the inputs to be protected while maintaining the operation and integrity of the circuit.Type: GrantFiled: December 5, 2000Date of Patent: August 5, 2003Assignee: Fujitsu LimitedInventors: James Vinh, Pranjal Srivastava, Robert S. Grondalski, Ajay Naini
-
Publication number: 20020067188Abstract: A method and apparatus for protecting dynamic logic circuits from the effects of noise at the inputs to the dynamic logic circuits is disclosed. Parallel current flow or evaluate paths which couple an output node through a common node to a low voltage or ground rail include extra transistors in the current flow or evaluate path to allow the inputs to be protected while maintaining the operation and integrity of the circuit.Type: ApplicationFiled: December 5, 2000Publication date: June 6, 2002Inventors: James Vinh, Robert S. Grondalski, Pranjal Srivastava
-
Patent number: 6108763Abstract: A processing array including a plurality of processing elements; and an interconnection network connected to all of the processing elements for carrying data messages between the processing elements, wherein each of the processing elements of the plurality of processing elements includes a parity generating circuit for generating a parity bit for a first data message that is transmitted by that processing element over the interconnection network to another processing element among the plurality of processing elements; and a parity checking circuit for checking parity of a second data message as it is received by that processing element over the the interconnection network, the parity checking and parity generating circuits being separate from each other and enabling that processing element to generate parity for the first data message being sent by that processing element while simultaneously checking parity of the second message received by that processing element.Type: GrantFiled: October 3, 1994Date of Patent: August 22, 2000Inventor: Robert S. Grondalski
-
Patent number: 5481749Abstract: An array processing system has a plurality of processing elements, each of which includes a processor and an associated memory module, and a router network over which each processing element can transfer messages to other random processing elements. The system further includes a shift register which can shift data either toward a shift-in terminal, or toward a shift-out terminal, either one bit at a time or four bits at a time, thus improving processing system speed for floating point arithmetic operations.Type: GrantFiled: August 12, 1994Date of Patent: January 2, 1996Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5305462Abstract: An array processing system including a grid array of processing elements, each of which is surrounded by a group of nearest neighbor processing elements in the grid array, each of said processing elements including an input multiplexer having a multiplexer output line and a plurality of multiplexer input lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; an output demultiplexer having a demultiplexer input line and a plurality of demultiplexer output lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; and a control circuit, which responds to a broadcast control signal by electrically coupling the input multiplexer output line in that processing element to the output demultiplexer input line in that processing element.Type: GrantFiled: June 3, 1993Date of Patent: April 19, 1994Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5276895Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over which each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communications paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: March 21, 1990Date of Patent: January 4, 1994Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5230079Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over which each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communications paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: November 16, 1987Date of Patent: July 20, 1993Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5170484Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over which each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communications paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: March 21, 1990Date of Patent: December 8, 1992Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5153521Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communucations paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: March 21, 1990Date of Patent: October 6, 1992Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 5146606Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over which each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communications paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: March 21, 1990Date of Patent: September 8, 1992Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski
-
Patent number: 4985832Abstract: An array processing system including a plurality of processing elements each including a processor and an associated memory module, the system further including a router network over which each processing element can transfer messages to other random processing elements, a mechanism by which a processor can transmit data to one of four nearest-neighbor processors. In addition, the processing elements are divided into groups each with four processing elements, in which one of the processing elements can access data in the other processing elements' memory modules. The routing network switches messages in a plurality of switching stages, with each stage connecting to the next stage through communications paths that are divided into groups, each group, in turn being associated with selected address signals. A communications path continuity test circuit associated with each path detects any discontinuity in the communications path and disables the path.Type: GrantFiled: September 18, 1986Date of Patent: January 15, 1991Assignee: Digital Equipment CorporationInventor: Robert S. Grondalski