Patents by Inventor Robert W. Hormuth
Robert W. Hormuth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9875204Abstract: A processing node of a server rack includes a processor to generate processing node management requests and to process responses to the node management requests, and a communication module to receive the processing node management requests, to transmit over a communication link to a management controller of the server rack external to the processing node a processing node management request, to receive over the communication link from the management controller processing node management information, and to transmit the processing node management information to the processor.Type: GrantFiled: May 17, 2013Date of Patent: January 23, 2018Assignee: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Patent number: 9817660Abstract: A method of reducing execution jitter includes a processor having several cores and control logic that receives core configuration parameters. Control logic determines if a first set of cores are selected to be disabled. If none of the cores is selected to be disabled, the control logic determines if a second set of cores is selected to be jitter controlled. If the second set of cores is selected to be jitter controlled, the second set of cores is set to a first operating state. If the first set of cores is selected to be disabled, the control logic determines a second operating state for a third set of enabled cores. The control logic determines if the third set of enabled cores is jitter controlled, and if the third set of enabled cores is jitter controlled, the control logic sets the third set of enabled cores to the second operating state.Type: GrantFiled: May 28, 2015Date of Patent: November 14, 2017Assignee: Dell Products, L.P.Inventors: Michael Karl Molloy, Mukund P. Khatri, Robert W. Hormuth
-
Patent number: 9665521Abstract: A system includes first and second processing nodes and a network switch coupled to the first and second processing nodes via respective first and second interfaces. The network switch includes a management controller coupled to the interfaces to provide management functions to the processing nodes, first and second network interfaces coupled respectively to the first and second interfaces to provide network access for the processing nodes, a message passing interface between the first processing node and the second processing node, a storage interface coupled to the first and second interfaces to provide a storage capacity to the processing nodes, and a remote component controller coupled to the interfaces.Type: GrantFiled: May 17, 2013Date of Patent: May 30, 2017Assignee: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Patent number: 9442876Abstract: A network interface controller includes a plurality of host interfaces configured to communicate with a plurality of processing nodes, a plurality of network interfaces configured to provide network communication for the processing nodes to a network, and a shared resource configured to provide link based services and stateless offload services for the processing nodes when communicating with the network.Type: GrantFiled: May 17, 2013Date of Patent: September 13, 2016Assignee: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Patent number: 9244797Abstract: An information handling system (IHS) is disclosed wherein the system includes a processor associated with at least one performance state (P-state), and a memory in communication with the processor. The memory is operable to store a virtualization software and a basic input/out system (BIOS). The BIOS is configured to report a parameter of the P-state to the virtualization software. In addition, the BIOS is configured to transition the processor into a desired P-state. A method for managing performance states in an information handling system (IHS) is further disclosed wherein the method includes providing a basic input/output system (BIOS) in communication with a processor, the processor associated with an at least one performance state (P-state) and reporting a parameter of the at least one P-state to a virtualization software via the BIOS. The method further includes transitioning the processor to a desired P-state via the BIOS.Type: GrantFiled: May 29, 2009Date of Patent: January 26, 2016Assignee: Dell Products L.P.Inventors: Mukund Purshottam Khatri, Tuyet-Huong Thi Nguyen, Vijay Nijhawan, Robert W. Hormuth
-
Publication number: 20150261527Abstract: A method of reducing execution jitter includes a processor having several cores and control logic that receives core configuration parameters. Control logic determines if a first set of cores are selected to be disabled. If none of the cores is selected to be disabled, the control logic determines if a second set of cores is selected to be jitter controlled. If the second set of cores is selected to be jitter controlled, the second set of cores is set to a first operating state. If the first set of cores is selected to be disabled, the control logic determines a second operating state for a third set of enabled cores. The control logic determines if the third set of enabled cores is jitter controlled, and if the third set of enabled cores is jitter controlled, the control logic sets the third set of enabled cores to the second operating state.Type: ApplicationFiled: May 28, 2015Publication date: September 17, 2015Applicant: DELL PRODUCTS, L.P.Inventors: Michael Karl Molloy, Mukund P. Khatri, Robert W. Hormuth
-
Patent number: 9122810Abstract: A remote component controller of a server rack includes a real time clock information unit to maintain real clock time and to respond to requests for real time clock information, and a communication module to receive over a communication link a request from a processing node of the server rack for real time clock information, to forward the request to the real time clock information unit, to receive from the real time clock information unit a response to the request, and to transmit the response to the request to the processing node over the communication link.Type: GrantFiled: May 17, 2013Date of Patent: September 1, 2015Assignee: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Patent number: 8902593Abstract: A system may include a chassis and a chassis backplane integral to the chassis. The chassis may be configured to receive a plurality of server backplanes, each server backplane integral to a respective modular sled configured to removably engage with the chassis. The server backplane may include a plurality of information handling systems, a switch communicatively coupled to each of the information handling systems, at least one external network port communicatively coupled to the switch for coupling the switch to an external network external to the chassis, and a plurality of internal network ports communicatively coupled to the switch. The chassis backplane may have a topology configured to couple the switch from each server backplane to switches from two or more other server backplanes such that an internal chassis network is formed comprising the information handling systems and switches of the plurality of server backplanes engaged with the chassis.Type: GrantFiled: April 11, 2012Date of Patent: December 2, 2014Assignee: Dell Products L.P.Inventors: Robert W. Hormuth, Jimmy D. Pike
-
Patent number: 8843772Abstract: Systems and methods are disclosed that may be implemented to dynamically allocate relative power consumption between a group of multiple information handling system nodes that share a common (e.g., capacity-limited) power supply or source of power. The relative power consumption of the multiple information handling system nodes may be adjusted based on real time power consumption of each of the individual information handling system nodes, as well as the need for additional power by one or more of the individual information handling system nodes. A group of multiple information handling system nodes may dynamically communicate power usage characteristics in a distributed manner between themselves to implement a peer-to-peer acknowledgement architecture, or alternatively may communicate power usage characteristics to a centralized power manager.Type: GrantFiled: May 22, 2012Date of Patent: September 23, 2014Assignee: Dell Products LPInventor: Robert W. Hormuth
-
Publication number: 20140019661Abstract: A network interface controller includes a plurality of host interfaces configured to communicate with a plurality of processing nodes, a plurality of network interfaces configured to provide network communication for the processing nodes to a network, and a shared resource configured to provide link based services and stateless offload services for the processing nodes when communicating with the network.Type: ApplicationFiled: May 17, 2013Publication date: January 16, 2014Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Publication number: 20130339479Abstract: A system includes first and second processing nodes and a network switch coupled to the first and second processing nodes via respective first and second interfaces. The network switch includes a management controller coupled to the interfaces to provide management functions to the processing nodes, first and second network interfaces coupled respectively to the first and second interfaces to provide network access for the processing nodes, a message passing interface between the first processing node and the second processing node, a storage interface coupled to the first and second interfaces to provide a storage capacity to the processing nodes, and a remote component controller coupled to the interfaces.Type: ApplicationFiled: May 17, 2013Publication date: December 19, 2013Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Publication number: 20130339714Abstract: A processing node of a server rack includes a processor to generate processing node management requests and to process responses to the node management requests, and a communication module to receive the processing node management requests, to transmit over a communication link to a management controller of the server rack external to the processing node a processing node management request, to receive over the communication link from the management controller processing node management information, and to transmit the processing node management information to the processor.Type: ApplicationFiled: May 17, 2013Publication date: December 19, 2013Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Publication number: 20130332719Abstract: A remote component controller of a server rack includes a real time clock information unit to maintain real clock time and to respond to requests for real time clock information, and a communication module to receive over a communication link a request from a processing node of the server rack for real time clock information, to forward the request to the real time clock information unit, to receive from the real time clock information unit a response to the request, and to transmit the response to the request to the processing node over the communication link.Type: ApplicationFiled: May 17, 2013Publication date: December 12, 2013Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Publication number: 20130325998Abstract: An input/output (I/O) device includes a management controller interface, a plurality of network switching interfaces, a storage interface, a component controller interface, and a plurality of multifunction modules. The multifunction modules further include a processing node interface, a first endpoint coupled to the management controller interface, a second endpoint coupled to one of the plurality of network switching interfaces, a third endpoint coupled to a remote direct memory access (RDMA) block, a fourth endpoint coupled to the storage interface, and a fifth endpoint coupled to the component controller interface.Type: ApplicationFiled: May 17, 2013Publication date: December 5, 2013Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Publication number: 20130318371Abstract: Systems and methods are disclosed that may be implemented to dynamically allocate relative power consumption between a group of multiple information handling system nodes that share a common (e.g., capacity-limited) power supply or source of power. The relative power consumption of the multiple information handling system nodes may be adjusted based on real time power consumption of each of the individual information handling system nodes, as well as the need for additional power by one or more of the individual information handling system nodes. A group of multiple information handling system nodes may dynamically communicate power usage characteristics in a distributed manner between themselves to implement a peer-to-peer acknowledgement architecture, or alternatively may communicate power usage characteristics to a centralized power manager.Type: ApplicationFiled: May 22, 2012Publication date: November 28, 2013Inventor: Robert W. Hormuth
-
Publication number: 20130271904Abstract: A system may include a chassis and a chassis backplane integral to the chassis. The chassis may be configured to receive a plurality of server backplanes, each server backplane integral to a respective modular sled configured to removably engage with the chassis. The server backplane may include a plurality of information handling systems, a switch communicatively coupled to each of the information handling systems, at least one external network port communicatively coupled to the switch for coupling the switch to an external network external to the chassis, and a plurality of internal network ports communicatively coupled to the switch. The chassis backplane may have a topology configured to couple the switch from each server backplane to switches from two or more other server backplanes such that an internal chassis network is formed comprising the information handling systems and switches of the plurality of server backplanes engaged with the chassis.Type: ApplicationFiled: April 11, 2012Publication date: October 17, 2013Applicant: DELL PRODUCTS L.P.Inventors: Robert W. Hormuth, Jimmy D. Pike
-
Patent number: 8230245Abstract: Systems and methods are disclosed for power management in information handling systems using processor performance data to validate changes to processor performance states. Processor utilization data and processor performance data is obtained during system operation. The processor utilization data is analyzed to determine a desired performance state for the processor. Before setting the actual performance state of the processor to this desired performance state, however, processor performance data is analyzed to determine if prior changes to the performance state have been effective. The performance state of the processor is then changed are maintained based upon this additional performance verification analysis.Type: GrantFiled: January 23, 2009Date of Patent: July 24, 2012Assignee: Dell Products, L.P.Inventors: Mukund Khatri, Humayun Khalid, Robert W. Hormuth
-
Publication number: 20100306768Abstract: An information handling system (IHS) is disclosed wherein the system includes a processor associated with at least one performance state (P-state), and a memory in communication with the processor. The memory is operable to store a virtualization software and a basic input/out system (BIOS). The BIOS is configured to report a parameter of the P-state to the virtualization software. In addition, the BIOS is configured to transition the processor into a desired P-state. A method for managing performance states in an information handling system (IHS) is further disclosed wherein the method includes providing a basic input/output system (BIOS) in communication with a processor, the processor associated with an at least one performance state (P-state) and reporting a parameter of the at least one P-state to a virtualization software via the BIOS. The method further includes transitioning the processor to a desired P-state via the BIOS.Type: ApplicationFiled: May 29, 2009Publication date: December 2, 2010Applicant: DELL PRODUCTS L.P.Inventors: Mukund Purshottam Khatri, Tuyet-Huong Thi Nguyen, Vijay Nijhawan, Robert W. Hormuth
-
Publication number: 20100191936Abstract: Systems and methods are disclosed for power management in information handling systems using processor performance data to validate changes to processor performance states. Processor utilization data and processor performance data is obtained during system operation. The processor utilization data is analyzed to determine a desired performance state for the processor. Before setting the actual performance state of the processor to this desired performance state, however, processor performance data is analyzed to determine if prior changes to the performance state have been effective. The performance state of the processor is then changed are maintained based upon this additional performance verification analysis.Type: ApplicationFiled: January 23, 2009Publication date: July 29, 2010Inventors: Mukund Khatri, Humayun Khalid, Robert W. Hormuth
-
Patent number: 6075690Abstract: A system and method for controlling relays. The method may comprise receiving one or more input commands for a plurality of relays, with the plurality of relays including a first relay, and a last relay, initiating actuation of the first relay after receiving the input relay commands, and initiating actuation of the last relay after initiating actuation of the first relay. Initiating actuation of the last relay does not wait for a debounce of the first relay. The method waits a debounce period after initiating actuation of the last relay. The debounce period operates to debounce the last relay and the first relay. One or more second relays may also be included in the debounce sequence. The relays may be latching or non-latching relays. The method may determine if another relay is required to be actuated after initiating actuation of each relay. One of the input commands may include a debounce mode input. A delayed debounce mode debounces the plurality of relays only after the last relay has been actuated.Type: GrantFiled: February 11, 1999Date of Patent: June 13, 2000Assignee: National Instruments CorporationInventors: Robert W. Hormuth, Cory A. Runyan, Brian M. Tyler, Scott B. Kovner