Patents by Inventor Roden Topacio
Roden Topacio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942405Abstract: A semiconductor package assembly includes a semiconductor package that includes a semiconductor chip bonded to a substrate. The assembly also includes a plurality of passive devices mounted on a bottom surface of the substrate opposite the semiconductor chip, the plurality of passive devices including a plurality of operable passive devices and a plurality of standoff passive devices, wherein a height of each of the plurality of standoff passive devices is greater than a height of any of the plurality of operable passive devices. The assembly also includes a plurality of solder structures attached to the bottom surface of the substrate. When mounted on a circuit board, the standoff passive devices prevent solder bridging.Type: GrantFiled: November 12, 2021Date of Patent: March 26, 2024Assignee: ATI TECHNOLOGIES ULCInventors: Jianguo Li, Roden Topacio
-
Publication number: 20230187379Abstract: An electronic device includes a substrate, an electronic component, a structure, and an adhesive. The substrate has a proximal surface. The electronic component includes at least one die, wherein the electronic component is attached to the substrate. The structure has a proximal surface adjacent to proximal surface of the substrate. A feature extends from the proximal surface of the structure or the substrate, and the adhesive contacts the feature and the proximal surfaces of the structure and the substrate. In another aspect, a process of forming the electronic device can include applying the adhesive, placing the substrate and structure adjacent to each other, wherein the adhesive contacts the feature and the proximal surfaces of the substrate and the substrate, and curing the adhesive.Type: ApplicationFiled: December 10, 2021Publication date: June 15, 2023Applicant: ATI Technologies ULCInventor: Roden Topacio
-
Publication number: 20230154834Abstract: A semiconductor package assembly includes a semiconductor package that includes a semiconductor chip bonded to a substrate. The assembly also includes a plurality of passive devices mounted on a bottom surface of the substrate opposite the semiconductor chip, the plurality of passive devices including a plurality of operable passive devices and a plurality of standoff passive devices, wherein a height of each of the plurality of standoff passive devices is greater than a height of any of the plurality of operable passive devices. The assembly also includes a plurality of solder structures attached to the bottom surface of the substrate. When mounted on a circuit board, the standoff passive devices prevent solder bridging.Type: ApplicationFiled: November 12, 2021Publication date: May 18, 2023Inventors: JIANGUO LI, RODEN TOPACIO
-
Patent number: 11315883Abstract: An apparatus includes a substrate including an identification code on a first side of the substrate and near a perimeter of the substrate. The apparatus includes a stiffener structure attached to the first side of the substrate. The stiffener structure has a cutout in an outer perimeter of the stiffener structure. The stiffener structure is oriented with respect to the substrate to cause the cutout to expose the identification code. The cutout may have a first dimension and a second dimension orthogonal to the first dimension. The first dimension may exceed a corresponding first dimension of the identification code and the second dimension may exceed a corresponding second dimension of the identification code, thereby forming a void region between the identification code and edges of the stiffener structure.Type: GrantFiled: November 12, 2019Date of Patent: April 26, 2022Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Suming Hu, Roden Topacio, Farshad Ghahghahi, Jianguo Li, Andrew Kwan Wai Leung
-
Publication number: 20210143104Abstract: An apparatus includes a substrate including an identification code on a first side of the substrate and near a perimeter of the substrate. The apparatus includes a stiffener structure attached to the first side of the substrate. The stiffener structure has a cutout in an outer perimeter of the stiffener structure. The stiffener structure is oriented with respect to the substrate to cause the cutout to expose the identification code. The cutout may have a first dimension and a second dimension orthogonal to the first dimension. The first dimension may exceed a corresponding first dimension of the identification code and the second dimension may exceed a corresponding second dimension of the identification code, thereby forming a void region between the identification code and edges of the stiffener structure.Type: ApplicationFiled: November 12, 2019Publication date: May 13, 2021Inventors: Suming Hu, Roden Topacio, Farshad Ghahghahi, Jianguo Li, Andrew Kwan Wai Leung
-
Patent number: 10431533Abstract: Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a solder mask on a circuit board with a first opening that has a sidewall. A solder interconnect pad is formed in the first opening. The sidewall sets the lateral extent of the solder interconnect pad.Type: GrantFiled: October 31, 2014Date of Patent: October 1, 2019Assignee: ATI Technologies ULCInventors: Roden Topacio, Andrew KW Leung
-
Publication number: 20160126171Abstract: Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a solder mask on a circuit board with a first opening that has a sidewall. A solder interconnect pad is formed in the first opening. The sidewall sets the lateral extent of the solder interconnect pad.Type: ApplicationFiled: October 31, 2014Publication date: May 5, 2016Inventors: Roden Topacio, Andrew K.W. Leung
-
Patent number: 9209106Abstract: A method of assembling a semiconductor chip device is provided. The method includes providing a first circuit board that has a plurality of thermally conductive vias. A second circuit board is mounted on the first circuit board over and in thermal contact with the thermally conductive vias. The second circuit board includes first side facing the first circuit board and a second and opposite side.Type: GrantFiled: June 21, 2012Date of Patent: December 8, 2015Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Xiao Ling Shi, Suming Hu, Liane Martinez, Roden Topacio, Terence Cheung
-
Patent number: 9059159Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes pads for attaching solder bumps; bond-pads bonded to bump-pads of a die having an integrated circuit, and traces interconnecting bond-pads to pads. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces at least partially surrounding some pads so as to absorb stress from solder bumps attached to the pads. Parts of the traces that surround pads protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: GrantFiled: December 18, 2013Date of Patent: June 16, 2015Assignee: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 9035471Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes traces interconnecting integrated circuit bond-pads to UBMs. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces arranged underneath the UBMs as to absorb stress from solder bumps attached to the UMBs. Traces beneath the UBMs protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: GrantFiled: February 25, 2014Date of Patent: May 19, 2015Assignee: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 8927344Abstract: Various semiconductor chip package substrates with reinforcement and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes providing a package substrate that has a first side and a second side opposite to the first side. The first side has a central area adapted to receive a semiconductor chip. A solder reinforcement structure is formed on the first side of the package substrate outside of the central area to resist bending of the package substrate.Type: GrantFiled: November 8, 2012Date of Patent: January 6, 2015Assignee: ATI Technologies ULCInventors: Roden Topacio, Adam Zbrzezny
-
Publication number: 20140167261Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes traces interconnecting integrated circuit bond-pads to UBMs. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces arranged underneath the UBMs as to absorb stress from solder bumps attached to the UMBs. Traces beneath the UBMs protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: ApplicationFiled: February 25, 2014Publication date: June 19, 2014Applicant: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Publication number: 20140110837Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes pads for attaching solder bumps; bond-pads bonded to bump-pads of a die having an integrated circuit, and traces interconnecting bond-pads to pads. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces at least partially surrounding some pads so as to absorb stress from solder bumps attached to the pads. Parts of the traces that surround pads protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: ApplicationFiled: December 18, 2013Publication date: April 24, 2014Applicant: ATI TECHNOLOGIES ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 8664777Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes traces interconnecting integrated circuit bond-pads to UBMs. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces arranged underneath the UBMs as to absorb stress from solder bumps attached to the UMBs. Traces beneath the UBMs protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: GrantFiled: October 8, 2012Date of Patent: March 4, 2014Assignee: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 8642463Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes pads for attaching solder bumps; bond-pads bonded to bump-pads of a die having an integrated circuit, and traces interconnecting bond-pads to pads. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces at least partially surrounding some pads so as to absorb stress from solder bumps attached to the pads. Parts of the traces that surround pads protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: GrantFiled: June 26, 2012Date of Patent: February 4, 2014Assignee: ATI Technologies ULCInventors: Roden Topacio, Gabriel Wong
-
Patent number: 8633599Abstract: Various semiconductor chips and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first opening in an insulating layer applied to a side of a semiconductor chip. The first opening does not extend through to the side. A second opening is formed in the insulating layer that exposes a portion of the side.Type: GrantFiled: February 13, 2013Date of Patent: January 21, 2014Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Roden Topacio, Neil McLellan
-
Publication number: 20130343000Abstract: A method of assembling a semiconductor chip device is provided. The method includes providing a first circuit board that has a plurality of thermally conductive vias. A second circuit board is mounted on the first circuit board over and in thermal contact with the thermally conductive vias. The second circuit board includes first side facing the first circuit board and a second and opposite side.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Inventors: Xiao Ling Shi, Suming Hu, Liane Martinez, Roden Topacio, Terence Cheung
-
Publication number: 20130154122Abstract: Various semiconductor chips and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first opening in an insulating layer applied to a side of a semiconductor chip. The first opening does not extend through to the side. A second opening is formed in the insulating layer that exposes a portion of the side.Type: ApplicationFiled: February 13, 2013Publication date: June 20, 2013Inventors: Roden Topacio, Neil McLellan
-
Publication number: 20130069250Abstract: Various semiconductor chip package substrates with reinforcement and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes providing a package substrate that has a first side and a second side opposite to the first side. The first side has a central area adapted to receive a semiconductor chip. A solder reinforcement structure is formed on the first side of the package substrate outside of the central area to resist bending of the package substrate.Type: ApplicationFiled: November 8, 2012Publication date: March 21, 2013Inventors: Roden Topacio, Adam Zbrzezny
-
Patent number: 8313984Abstract: Various semiconductor chip package substrates with reinforcement and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes providing a package substrate that has a first side and a second side opposite to the first side. The first side has a central area adapted to receive a semiconductor chip. A solder reinforcement structure is formed on the first side of the package substrate outside of the central area to resist bending of the package substrate.Type: GrantFiled: March 19, 2008Date of Patent: November 20, 2012Assignee: ATI Technologies ULCInventors: Roden Topacio, Adam Zbrzezny