Abstract: The present invention provides a method and an apparatus for controlling and measuring the phase window of a data separator that is suitable for implementation in an automatic test equipment (ATE) system. The test circuit comprising cross-coupled flip-flops uses the pump up (PU) and pump down (PD) signals produced by a phase detector of a phase-locked loop (PLL) to digitally monitor the phase window. The PLL captures a fixed frequency data pattern provided to the data separator and tracks its frequency. The clock inputs of the cross-coupled flip-flops are driven by the pump up and pump down signals output by the phase detector. Once the PLL has captured the fixed frequency data pattern and settled, a single data bit is shifted from its initial position in the center of the phase window. The single data bit is shifted so that its phase leads or lags its initial position. When the single data bit is shifted in the data pattern, the phase detector correspondingly sets PU high, PD high, or both PU and PD high.

Abstract: The present invention provides a method and an apparatus for controlling initial transients in a frequency synthesizer by controlling the start-up sequence of the device. The start-up sequence comprises several steps. The voltage controlled oscillator(s) (VCO) is reset so that the VCO(s) are in a known state during start-up. The charge pump and phase detector of phase-locked loop (PLL) are disabled. New data values are loaded into counter(s)/register(s) that control the frequency of the VCO(s). Also, a data value is provided to a digital-to-analog converter (DAC) to set the data rate for the PLL. A fixed amount of time is provided as a delay for the DAC to settle (i.e., 1.6 .mu.s). Divide-by-M and divide-by-N counters are then enabled. Also, the phase detector of the phase-locked loop (PLL) is enabled. The VCO is then restarted.

Abstract: A one-shot control mechanism for ensuring close tracking of one-shot period to VCO period. The one-shot control mechanism provides immunity to data jitter and other spurious phenomena as well as stable and accurate tracking of one-shot period even when the VCO frequency varies from the center frequency of the VCO. The present invention includes a data capture PLL circuit and a frequency reference PLL circuit. The frequency reference PLL circuit provides a control signal to one or more one-shots to control their output pulse duration. Since the frequency reference PLL circuit operates at the expected frequency of data input, a relatively constant relationship may be maintained between the output pulse duration of the one-shots and the period of the VCO output.

Abstract: A zero-phase restart circuit that provides a new circuit element in the path of the incoming data signal in order to delay the data signal by an amount equal to the delay caused by the restart circuitry. This ensures that the phase difference between the two signals will be zero at restart and thus effectively cancels out the residual error seen with the prior art. This technique remains effective well into higher data rates. The advantages of the present invention allows the circuit to operate near its limit without suffering large transients on the VCO control voltage and the VCO frequency. The overall system will not be limited by the transient response on the VCO control voltage nor the VCO frequency. It allows for higher operating speeds of data. Further, the new method will allow the system to better tolerate the jitter of the incoming data such that the restrictions on the jitter performance of the incoming data can be reduced substantially, i.e., allow more jitter to exist on the data.

Abstract: A digital adder circuit using principles similar to a pyramid carry adder, but with the ability to assimilate intermediate carry bits more rapidly. The circuit includes at least one adder stage for receiving multiple intermediate sum bits and multiple intermediate carry bits as inputs, and reducing the number of carry bits by a factor of at least three. The adder stage as disclosed is implemented in the form of current-mode logic. Preferably, a first adder stage includes multiple two-bit adder circuits, also in the form of current-mode logic, each two-bit adder circuit producing as outputs two sum bits and a carry bit.

Abstract: A high-speed rounding circuit for producing a rounded binary number without using extensive and costly logical AND circuitry. The circuit includes a current-mode logic module in which multiple transistors have their emitter terminals selectively wired together to produce intermediate signals that are the logical OR of the inverted forms of bit position values from the unrounded number. The intermediate signals are then combined with the original unrounded bit position values in logical exclusive OR circuit modules, to produce the desired rounded bit position values in a parallel fashion, but without the need for extensive and costly circuitry.