Patents by Inventor Rodrigo Carrillo-Ramirez
Rodrigo Carrillo-Ramirez has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9954356Abstract: Apparatus and methods for electrostatic discharge (ESD) protection of radio frequency circuits are provided. In certain configurations, an ESD protection circuit includes two or more pairs of field effect transistors (FETs) electrically connected in series between a radio frequency signal pin and a radio frequency ground pin. Each of the two or more pairs of FETs includes a negative ESD protection FET for providing protection from negative polarity ESD events and a positive ESD protection FET for providing protection from positive polarity ESD events. The source and gate of the negative ESD protection FET are electrically connected to one another, and the source and gate of the positive ESD protection FET are electrically connected to one another. Additionally, the drains of the negative and positive ESD protection FETs are electrically connected to one another. The ESD protection circuit exhibits a relatively low capacitance and flat capacitance versus voltage characteristic.Type: GrantFiled: July 13, 2015Date of Patent: April 24, 2018Assignee: Analog Devices, Inc.Inventors: Srivatsan Parthasarathy, Javier Alejandro Salcedo, Rodrigo Carrillo-Ramirez
-
Patent number: 9831666Abstract: Apparatus and methods for electrostatic discharge (ESD) protection of radio frequency circuits are provided. In certain configurations, an integrated circuit includes a first pin, a second pin, a forward ESD protection circuit, and a reverse ESD protection circuit. The forward ESD protection circuit includes one or more P+/N-EPI diodes, one or more ESD protection devices, and one or more P-EPI/N+ diodes electrically connected in series between the first pin and the second pin. A first P+/N-EPI diode of the one or more P+/N-EPI diodes includes an anode electrically connected to the first pin. The reverse ESD protection circuit comprising one or more P+/N-EPI diodes, one or more ESD protection devices, and one or more P-EPI/N+ diodes electrically connected in series between the second pin and the first pin. A first P-EPI/N+ diode of the one or more P-EPI/N+ diodes includes a cathode electrically connected to the first pin.Type: GrantFiled: July 13, 2015Date of Patent: November 28, 2017Assignee: ANALOG DEVICES, INC.Inventors: Srivatsan Parthasarathy, Javier Alejandro Salcedo, Rodrigo Carrillo-Ramirez
-
Publication number: 20160336740Abstract: Apparatus and methods for electrostatic discharge (ESD) protection of radio frequency circuits are provided. In certain configurations, an integrated circuit includes a first pin, a second pin, a forward ESD protection circuit, and a reverse ESD protection circuit. The forward ESD protection circuit includes one or more P+/N-EPI diodes, one or more ESD protection devices, and one or more P-EPI/N+ diodes electrically connected in series between the first pin and the second pin. A first P+/N-EPI diode of the one or more P+/N-EPI diodes includes an anode electrically connected to the first pin. The reverse ESD protection circuit comprising one or more P+/N-EPI diodes, one or more ESD protection devices, and one or more P-EPI/N+ diodes electrically connected in series between the second pin and the first pin. A first P-EPI/N+ diode of the one or more P-EPI/N+ diodes includes a cathode electrically connected to the first pin.Type: ApplicationFiled: July 13, 2015Publication date: November 17, 2016Inventors: Srivatsan Parthasarathy, Javier Alejandro Salcedo, Rodrigo Carrillo-Ramirez
-
Publication number: 20160336744Abstract: Apparatus and methods for electrostatic discharge (ESD) protection of radio frequency circuits are provided. In certain configurations, an ESD protection circuit includes two or more pairs of field effect transistors (FETs) electrically connected in series between a radio frequency signal pin and a radio frequency ground pin. Each of the two or more pairs of FETs includes a negative ESD protection FET for providing protection from negative polarity ESD events and a positive ESD protection FET for providing protection from positive polarity ESD events. The source and gate of the negative ESD protection FET are electrically connected to one another, and the source and gate of the positive ESD protection FET are electrically connected to one another. Additionally, the drains of the negative and positive ESD protection FETs are electrically connected to one another. The ESD protection circuit exhibits a relatively low capacitance and flat capacitance versus voltage characteristic.Type: ApplicationFiled: July 13, 2015Publication date: November 17, 2016Inventors: Srivatsan Parthasarathy, Javier Alejandro Salcedo, Rodrigo Carrillo-Ramirez
-
Patent number: 9437558Abstract: An integrated circuit can include a group of bond pads alternating between bond pads configured to provide a return path and bond pads configured to provide a signal bond pad. For example, five bond pads can be arranged in a return-signal-return-signal-return arrangement. The integrated circuit can further be configured to receive or transmit high frequency signals.Type: GrantFiled: February 3, 2015Date of Patent: September 6, 2016Assignee: ANALOG DEVICES, INC.Inventors: Andrew Pye, Rodrigo Carrillo-Ramirez
-
Patent number: 9438033Abstract: Electrostatic discharge (ESD) protection devices can protect electronic circuits. In the context of radio frequency (RF) circuits and the like, the insertion loss of conventional ESD protection devices can be undesirable. The amounts of parasitic capacitances at nodes of devices of an ESD protection device are not necessarily symmetrical, with respect to the substrate. Disclosed are techniques which decrease the parasitic capacitances at signal nodes, which improve the insertion loss characteristics of ESD protection devices.Type: GrantFiled: November 19, 2013Date of Patent: September 6, 2016Assignee: Analog Devices, Inc.Inventors: Srivatsan Parthasarathy, Rodrigo Carrillo-Ramirez
-
Patent number: 9431320Abstract: In some implementations, a metal pad for capturing or interfacing with through-silicon vias has a plurality of openings through it. Another metal pad on an upper level can also include a plurality of openings. The metal pads are vertically aligned and the placement of the openings in each metal pad is such that the openings are laterally offset and substantially do not directly overlie or underlie one another. As seen in a top-down view, the through-silicon via etch may “see” a metal etch stop that extends continuously across the width of the via, although different portions of the etch stop may be distributed on different vertical levels due to the presence of openings in the metal pads. The openings in the metal pads facilitate integrated circuit fabrication their respective levels and the aggregate structure formed by the metal pads provides an effective etch stop for the through-silicon via etch.Type: GrantFiled: September 9, 2013Date of Patent: August 30, 2016Assignee: ANALOG DEVICES, INC.Inventor: Rodrigo Carrillo-Ramirez
-
Publication number: 20160190075Abstract: An integrated circuit can include a group of bond pads alternating between bond pads configured to provide a return path and bond pads configured to provide a signal bond pad. For example, five bond pads can be arranged in a return-signal-return-signal-return arrangement. The integrated circuit can further be configured to receive or transmit high frequency signals.Type: ApplicationFiled: February 3, 2015Publication date: June 30, 2016Inventors: Andrew Pye, Rodrigo Carrillo-Ramirez
-
Publication number: 20150138678Abstract: Electrostatic discharge (ESD) protection devices can protect electronic circuits. In the context of radio frequency (RF) circuits and the like, the insertion loss of conventional ESD protection devices can be undesirable. The amounts of parasitic capacitances at nodes of devices of an ESD protection device are not necessarily symmetrical, with respect to the substrate. Disclosed are techniques which decrease the parasitic capacitances at signal nodes, which improve the insertion loss characteristics of ESD protection devices.Type: ApplicationFiled: November 19, 2013Publication date: May 21, 2015Applicant: ANALOG DEVICES, INC.Inventors: Srivatsan Parthasarathy, Rodrigo Carrillo-Ramirez
-
Publication number: 20140264881Abstract: In some implementations, a metal pad for capturing or interfacing with through-silicon vias has a plurality of openings through it. Another metal pad on an upper level can also include a plurality of openings. The metal pads are vertically aligned and the placement of the openings in each metal pad is such that the openings are laterally offset and substantially do not directly overlie or underlie one another. As seen in a top-down view, the through-silicon via etch may “see” a metal etch stop that extends continuously across the width of the via, although different portions of the etch stop may be distributed on different vertical levels due to the presence of openings in the metal pads. The openings in the metal pads facilitate integrated circuit fabrication their respective levels and the aggregate structure formed by the metal pads provides an effective etch stop for the through-silicon via etch.Type: ApplicationFiled: September 9, 2013Publication date: September 18, 2014Applicant: ANALOG DEVICES, INC.Inventor: Rodrigo Carrillo-Ramirez
-
Patent number: 8299871Abstract: In a directional coupler having flaps on a pair transmission lines to be coupled, structural characteristics such as the distance between adjacent flaps, the length and width of a flap, the direction of projection of the flaps, and whether and to what degree the flaps on the two transmission lines overlap can be selected in order to optimize electrical characteristics of the coupler.Type: GrantFiled: February 17, 2010Date of Patent: October 30, 2012Assignee: Analog Devices, Inc.Inventor: Rodrigo Carrillo-Ramirez
-
Publication number: 20110199166Abstract: In a directional coupler having flaps on a pair transmission lines to be coupled, structural characteristics such as the distance between adjacent flaps, the length and width of a flap, the direction of projection of the flaps, and whether and to what degree the flaps on the two transmission lines overlap can be selected in order to optimize electrical characteristics of the coupler.Type: ApplicationFiled: February 17, 2010Publication date: August 18, 2011Inventor: Rodrigo Carrillo-Ramirez