Patents by Inventor Roger G. Stewart
Roger G. Stewart has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9406012Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: GrantFiled: January 16, 2015Date of Patent: August 2, 2016Assignee: Ruizhang Technology Limited CompanyInventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Publication number: 20150122898Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: ApplicationFiled: January 16, 2015Publication date: May 7, 2015Inventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Patent number: 8936201Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: GrantFiled: May 22, 2013Date of Patent: January 20, 2015Assignee: Alien Technology, LLCInventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Publication number: 20140091145Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: ApplicationFiled: May 22, 2013Publication date: April 3, 2014Inventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Patent number: 8464957Abstract: A tag receives a first code transmitted by an RFID reader. The first code is compared with a second code stored within the tag. If the first code and the second code match, the tag transmits a third code to the RFID reader.Type: GrantFiled: October 18, 2011Date of Patent: June 18, 2013Assignee: Alien Technology CorporationInventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Patent number: 8350588Abstract: Integrated circuits and methods of permanently disabling integrated circuits are disclosed. An integrated circuit having an erasable non-volatile memory adapted to store an activation code and logic to disable the integrated circuit when the code in the erasable non-volatile memory has been altered or erased after it has been separated from a substrate, is placed into an electromagnetic field of sufficient power to erase or reprogram the erasable non-volatile memory. The entire integrated circuit is permanently disabled by erasing, altering, or reprogramming the erasable non-volatile memory. In preferred embodiments, the integrated circuit comprises a non-erasable non-volatile memory storing the activation code, and circuitry adapted to permanently disable the integrated circuit when the code in the erasable non-volatile memory does not match the activation code in the non-erasable non-volatile memory.Type: GrantFiled: April 4, 2011Date of Patent: January 8, 2013Assignee: Kovio, Inc.Inventor: Roger G. Stewart
-
Patent number: 8284034Abstract: Methods and apparatuses for identifying devices, such as RF tags, are described. In one exemplary embodiment, a reader identifies tags without requiring or determining whether a response to an interrogation was a single response from a single tag or multiple responses from multiple tags. In another exemplary embodiment, a method is performed by a tag in an identification system, and the method includes receiving a first data from a reader, and correlating the first data with a first corresponding portion of the tag's identification code, and specifying a match if the first data matches the first corresponding portion, and receiving second data which, combined with the first data, is correlated with a second corresponding portion of the tag's identification code.Type: GrantFiled: July 20, 2007Date of Patent: October 9, 2012Assignee: Alien Technology CorporationInventors: Roger G. Stewart, John Stephen Smith
-
Patent number: 8279047Abstract: An identification system includes a reader and one or more tags. The reader identifies tags such as radio frequency (RF) tags. The system divides a number space into n bins, wherein each bin is associated with m unique bits of the number space, and the number space contains the identification codes of the tags. A command is issued to test v bits of the number space. A response is received from a tag, wherein the response occurs when a first portion of an identification code of the tag matches the v bits of the number space, a timing of the response corresponds to a particular bin and m unique bits associated with the particular bin correspond to a second portion of the identification code.Type: GrantFiled: August 10, 2007Date of Patent: October 2, 2012Assignee: Alien Technology CorporationInventors: Curt Carrender, John M. Price, Frederick A. Nylander, John H. Rolin, Roger G. Stewart
-
Publication number: 20120146769Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: ApplicationFiled: October 18, 2011Publication date: June 14, 2012Inventors: Curtis L. Carrender, Roger G. Stewart, John H. Rolin, Ronald Gilbert
-
Publication number: 20120026817Abstract: Methods of testing and sorting integrated circuits in clusters are disclosed. Each cluster has power and data terminals connected to common power and data busses providing a common power supply. Each integrated circuit has a first non-volatile memory storing an activation code and a second programmable non-volatile memory that is capable of storing the activation code. If an integrated circuit passes testing, the activation code stored in the first non-volatile memory is written into the second non-volatile memory. An integrated circuit is independently functional upon separation from the cluster if the codes in the first and second non-volatile memories match. Upon separation, integrated circuits are queried to determine which respond. Each integrated circuit includes logic adapted to determine whether the codes in the first and second non-volatile memories match. If the codes do not match, the logic permanently disables the integrated circuit upon separation from the cluster.Type: ApplicationFiled: October 10, 2011Publication date: February 2, 2012Inventor: Roger G. STEWART
-
Patent number: 8056818Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: GrantFiled: April 28, 2008Date of Patent: November 15, 2011Assignee: Alien Technology CorporationInventors: Roger G. Stewart, John Rolin
-
Patent number: 8059478Abstract: Methods of testing and sorting integrated circuits in clusters are disclosed. Each cluster has power and data terminals connected to common power and data busses providing a common power supply. Each integrated circuit has a first non-volatile memory storing an activation code and a second programmable non-volatile memory that is capable of storing the activation code. If an integrated circuit passes testing, the activation code stored in the first non-volatile memory is written into the second non-volatile memory. An integrated circuit is independently functional upon separation from the cluster if the codes in the first and second non-volatile memories match. Upon separation, integrated circuits are queried to determine which respond. Each integrated circuit includes logic adapted to determine whether the codes in the first and second non-volatile memories match. If the codes do not match, the logic permanently disables the integrated circuit upon separation from the cluster.Type: GrantFiled: December 4, 2008Date of Patent: November 15, 2011Assignee: Kovio, Inc.Inventor: Roger G. Stewart
-
Publication number: 20110181316Abstract: Integrated circuits and methods of permanently disabling integrated circuits are disclosed. An integrated circuit having an erasable non-volatile memory adapted to store an activation code and logic to disable the integrated circuit when the code in the erasable non-volatile memory has been altered or erased after it has been separated from a substrate, is placed into an electromagnetic field of sufficient power to erase or reprogram the erasable non-volatile memory. The entire integrated circuit is permanently disabled by erasing, altering, or reprogramming the erasable non-volatile memory. In preferred embodiments, the integrated circuit comprises a non-erasable non-volatile memory storing the activation code, and circuitry adapted to permanently disable the integrated circuit when the code in the erasable non-volatile memory does not match the activation code in the non-erasable non-volatile memory.Type: ApplicationFiled: April 4, 2011Publication date: July 28, 2011Inventor: Roger G. Stewart
-
Publication number: 20110122718Abstract: Methods of testing and sorting integrated circuits in clusters are disclosed. Each cluster has power and data terminals connected to common power and data busses providing a common power supply. Each integrated circuit has a first non-volatile memory storing an activation code and a second programmable non-volatile memory that is capable of storing the activation code. If an integrated circuit passes testing, the activation code stored in the first non-volatile memory is written into the second non-volatile memory. An integrated circuit is independently functional upon separation from the cluster if the codes in the first and second non-volatile memories match. Upon separation, integrated circuits are queried to determine which respond. Each integrated circuit includes logic adapted to determine whether the codes in the first and second non-volatile memories match. If the codes do not match, the logic permanently disables the integrated circuit upon separation from the cluster.Type: ApplicationFiled: December 4, 2008Publication date: May 26, 2011Inventor: Roger G. Stewart
-
Publication number: 20110115521Abstract: Integrated circuits and methods of permanently disabling integrated circuits are disclosed. An integrated circuit having an erasable non-volatile memory adapted to store an activation code and logic to disable the integrated circuit when the code in the erasable non-volatile memory has been altered or erased after it has been separated from a substrate, is placed into an electromagnetic field of sufficient power to erase or reprogram the erasable non-volatile memory. The entire integrated circuit is permanently disabled by erasing, altering, or reprogramming the erasable non-volatile memory. In preferred embodiments, the integrated circuit comprises a non-erasable non-volatile memory storing the activation code, and circuitry adapted to permanently disable the integrated circuit when the code in the erasable non-volatile memory does not match the activation code in the non-erasable non-volatile memory.Type: ApplicationFiled: December 5, 2008Publication date: May 19, 2011Inventor: Roger G. STEWART
-
Patent number: 7940073Abstract: Integrated circuits and methods of permanently disabling integrated circuits are disclosed. An integrated circuit having an erasable non-volatile memory adapted to store an activation code and logic to disable the integrated circuit when the code in the erasable non-volatile memory has been altered or erased after it has been separated from a substrate, is placed into an electromagnetic field of sufficient power to erase or reprogram the erasable non-volatile memory. The entire integrated circuit is permanently disabled by erasing, altering, or reprogramming the erasable non-volatile memory. In preferred embodiments, the integrated circuit comprises a non-erasable non-volatile memory storing the activation code, and circuitry adapted to permanently disable the integrated circuit when the code in the erasable non-volatile memory does not match the activation code in the non-erasable non-volatile memory.Type: GrantFiled: December 5, 2008Date of Patent: May 10, 2011Assignee: Kovio, Inc.Inventor: Roger G. Stewart
-
Patent number: 7737825Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit by maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFD system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: GrantFiled: October 31, 2005Date of Patent: June 15, 2010Assignee: Alien Technology CorporationInventors: Roger G. Stewart, John Rolin
-
Publication number: 20080197981Abstract: The circuitry introduced in this invention selectively slows down the functioning of an electronic circuit maintaining a particular state for a prolonged period of time. This circuitry is used not only to achieve the desired effect in maintaining security from electronic thieves trying to circumvent codes but also in other applications such as enabling a circuit to continue to function in the event of a brief loss of power. For example, in an RFID system, if a reader is frequency hopping, a tag loses power for as long as about 400 milliseconds when the reader changes to other frequencies. In a preferred embodiment, the disclosed circuitry is used in conjunction with a destruct sequence.Type: ApplicationFiled: April 28, 2008Publication date: August 21, 2008Inventors: Roger G. Stewart, John Rolin
-
Patent number: 7411503Abstract: The disclosed embodiments of the present invention are used to permanently disable or destruct an RFID so that it is no longer possible to read some or all of the data encoded on the RFID tag. In one method for disabling data on a radio frequency identification (RFID) tag, an RFID tag is identified and its identity is confirmed. Verification that a prerequisite event has occurred is obtained, occurrence of which is required prior to disablement of the data. A destruct instruction is transmitted to the RFID tag. The RFID tag verifies that the destruct instruction is valid and disables the data upon verifying validity of the destruct instruction. The tag may disable the data by erasing the data, disabling the data, auto-destructing, or performing any operation that makes the data unreadable.Type: GrantFiled: September 26, 2006Date of Patent: August 12, 2008Assignee: Alien TechnologyInventors: Roger G. Stewart, John Rolin, Curtis Carrender
-
Patent number: RE40738Abstract: An active matrix electroluminescent display (AMELD) having an improved light emitting efficiency and methods of operating the AMELD to produce gray scale operation comprises a plurality of pixels, each pixel including a first transistor having its gate connected to a select line, its source connected to a data line and its drain connected to the gate of a second transistor, the second transistor having its source connected to the data line and its drain connected to a first electrode of an electroluminescent (EL) cell. The EL cell's second electrode is connected to alternating high voltage means. A method for producing gray scale performance including the step of varying the length of time the second transistor is on while the alternating voltage is applied to the EL cell is also disclosed.Type: GrantFiled: May 23, 1995Date of Patent: June 16, 2009Inventor: Roger G. Stewart