Patents by Inventor Roger T. Clegg
Roger T. Clegg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10977201Abstract: A bridge device tracks each individual IO between two PCIe busses and provides a translated address based on a scatter/gather list. Tracking provides a natural means of scatter/gather list translation to and from a native PCIe storage protocol's scatter/gather list (or other scatter/gather like mechanism). In addition, the awareness of the IO context provides a means for detecting erroneous transactions that would otherwise cause a system error and/or data corruption to be aborted preventing those error scenarios.Type: GrantFiled: July 30, 2014Date of Patent: April 13, 2021Assignee: Avago Technologies International Sales Pte. LimitedInventors: Luke E. McKay, Roger T. Clegg
-
Publication number: 20140245300Abstract: A system to allow reallocation of credit among virtual machines associated with separate operating systems includes drivers in each virtual machine to independently track credit usage and a host board adapter configured to report a false maximum to each operating system and track credit usage. The host board adapter allocates credits and reports the allocated credits to virtual functions accessed by the virtual machines. A hypervisor reallocates credits by reporting the new allocation to the host board adapter and consequently to each virtual function and each associated virtual machine. Each operating system maintains resources defined by the false maximum and never knows about the reallocation.Type: ApplicationFiled: March 1, 2013Publication date: August 28, 2014Applicant: LSI CorporationInventors: Roger T. Clegg, Peter C. Rivera, Brad D. Besmer, Steven R. Schremmer
-
Patent number: 7624223Abstract: Apparatus and methods for enabling multiple, unidirectional, virtual connections between a first SAS device and multiple other SAS devices in a SAS domain. An enhanced first SAS device may be substantially simultaneously coupled to each of two other SAS devices through one or more appropriately enhanced SAS expanders to allow substantially simultaneous unidirectional virtual connections from the first SAS device to both of the second and third SAS devices. Each virtual connection is, in essence, a half-duplex connection such that the first device is transmitting information to a second SAS device substantially simultaneous with the first device receiving information from a third SAS device. The enhancements are provided in a manner to allow backward compatibility with current SAS specifications for connectivity among devices not suitably enhanced in accordance with features and aspects hereof (e.g., with legacy devices).Type: GrantFiled: March 6, 2007Date of Patent: November 24, 2009Assignee: LSI CorporationInventors: Roger T. Clegg, Brian Day
-
Publication number: 20080162773Abstract: Apparatus and methods for enabling multiple, unidirectional, virtual connections between a first SAS device and multiple other SAS devices in a SAS domain. An enhanced first SAS device may be substantially simultaneously coupled to each of two other SAS devices through one or more appropriately enhanced SAS expanders to allow substantially simultaneous unidirectional virtual connections from the first SAS device to both of the second and third SAS devices. Each virtual connection is, in essence, a half-duplex connection such that the first device is transmitting information to a second SAS device substantially simultaneous with the first device receiving information from a third SAS device. The enhancements are provided in a manner to allow backward compatibility with current SAS specifications for connectivity among devices not suitably enhanced in accordance with features and aspects hereof (e.g., with legacy devices).Type: ApplicationFiled: March 6, 2007Publication date: July 3, 2008Inventors: Roger T. Clegg, Brian Day
-
Patent number: 6990424Abstract: A method and apparatus for generating a system specific test by providing sophisticated error tracking mechanisms to trigger on a specific system event. The present invention addresses the problem of monitoring network traffic and isolating a point of error at the testing stage. The present invention defines a specific system event to be monitored. A trigger is created in the host system and routed to the analyzer, wherein the trigger is used to allow the analyzer to capture information related to the specific system event. When a signal is received at the analyzer, the signal automatically triggers the analyzer to capture and store a predetermined amount of data related to the specific system event before and after the trigger is executed.Type: GrantFiled: December 8, 2003Date of Patent: January 24, 2006Assignee: LSI Logic CorporationInventors: Roger T. Clegg, Alan T. Pfeifer, Bonnie C. Mills
-
Patent number: 6957279Abstract: The present invention is directed to a configurable input/output interface and method for data transfer between a host and a target in a network environment. A method for providing data transfer between a host and a target in a network environment by a configurable input/output interface includes providing a logical identifier. The logical identifier is configurable for operation in at least two modes, the at least two modes including at least two of referencing multiple data transfer routes between the target and the input/output device utilizing a single logical identifier, referencing a single route between the target and the input/output device utilizing a logical identifier, and referencing a physical address of the target utilizing a logical identifier. Communications between the host and the target are managed by selecting a mode of the at least two modes operable by the input/output interface.Type: GrantFiled: November 16, 2001Date of Patent: October 18, 2005Assignee: LSI Logic CorporationInventors: Louis H. Odenwald, Roger T. Clegg, Steven R. Schremmer
-
Patent number: 6728789Abstract: The present invention is directed to a system and method employing a static logical identifier. In an aspect of the present invention, an input/output interface suitable for communicatively coupling a host with a target device may include at least one port communicatively coupling the input/output interface with a host and at least one port communicatively coupling the input/output interface with a target. A controller is communicatively coupled to the ports. When the controller receives an identifier from the host, the controller generates a logical identifier from the identifier, the logical identifier suitable for being utilized in conjunction with a look-up table to provide access to the target.Type: GrantFiled: November 21, 2001Date of Patent: April 27, 2004Assignee: LSI Logic CorporationInventors: Louis H. Odenwald, Roger T. Clegg
-
Patent number: 6721845Abstract: A reading algorithm for a set of mirrored disks sends groups of reads to one disk, then sends the next group to the other disk. This provides a more optimal use of disks for sequential reads than previous algorithms. An enhanced version uses snooping of the read requests and switches disks immediately for the read if the requests are not sequential, or within a given number of records of sequential. Additionally, the size of the requests can change the number of requests grouped together in the enhanced version.Type: GrantFiled: September 24, 2001Date of Patent: April 13, 2004Assignee: LSI Logic CorporationInventors: Roger T. Clegg, Craig Charles McCombs
-
Patent number: 6647483Abstract: A circuit comprising a processor and a translation circuit. The processor may be configured to present a first address. The translation circuit may be configured to (i) determine a mask and an offset, (ii) mask the first address to produce a first masked address, (iii) mask a second address to produce a second masked address, (iv) compare the first masked address with the second masked address, and (v) add the offset to the first address to present a third address in response to the first masked address being at least as great as the second masked address.Type: GrantFiled: June 1, 2001Date of Patent: November 11, 2003Assignee: LSI Logic CorporationInventors: Timothy E. Hoglund, William M. Ortega, Roger T. Clegg
-
Publication number: 20020161946Abstract: The present invention is directed to a system and method employing a static logical identifier. In an aspect of the present invention, an input/output interface suitable for communicatively coupling a host with a target device may include at least one port communicatively coupling the input/output interface with a host and at least one port communicatively coupling the input/output interface with a target. A controller is communicatively coupled to the ports. When the controller receives an identifier from the host, the controller generates a logical identifier from the identifier, the logical identifier suitable for being utilized in conjunction with a look-up table to provide access to the target.Type: ApplicationFiled: November 21, 2001Publication date: October 31, 2002Inventors: Louis H. Odenwald, Roger T. Clegg
-
Publication number: 20020161845Abstract: The present invention is directed to a configurable input/output interface and method for data transfer between a host and a target in a network environment. A method for providing data transfer between a host and a target in a network environment by a configurable input/output interface includes providing a logical identifier. The logical identifier is configurable for operation in at least two modes, the at least two modes including at least two of referencing multiple data transfer routes between the target and the input/output device utilizing a single logical identifier, referencing a single route between the target and the input/output device utilizing a logical identifier, and referencing a physical address of the target utilizing a logical identifier. Communications between the host and the target are managed by selecting a mode of the at least two modes operable by the input/output interface.Type: ApplicationFiled: November 16, 2001Publication date: October 31, 2002Inventors: Louis H. Odenwald, Roger T. Clegg, Steven R. Schremmer