Patents by Inventor Roland Ochoa
Roland Ochoa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6665827Abstract: A semiconductor integrated circuit and method for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.Type: GrantFiled: January 14, 2003Date of Patent: December 16, 2003Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Gregory L. Cowan, Kim M. Pierce
-
Publication number: 20030110428Abstract: A semiconductor integrated circuit and method for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.Type: ApplicationFiled: January 14, 2003Publication date: June 12, 2003Inventors: Roland Ochoa, Gregory L. Cowan, Kim M. Pierce
-
Patent number: 6560733Abstract: The invention provides an initialization routine for digital signal processors that detects and maps out soft errors. A digital signal processing system may include an initialization routine stored in a non-volatile memory device that writes a bit pattern to the memory arrays. The routine may then cause the processor to perform refresh cycles to refresh the charge of each bit in the arrays. Next, the initialization routine may read data values from the memory arrays and compare them with the previously written bit pattern. If a value does not match the bit pattern, then the bit may have failed due to a soft error. An indication of the failed bit may then be stored in the first few rows of the memory array, thereby mapping out the failed location.Type: GrantFiled: July 9, 1999Date of Patent: May 6, 2003Assignee: Micron Technology, Inc.Inventor: Roland Ochoa
-
Patent number: 6546512Abstract: A semiconductor integrated circuit and method for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.Type: GrantFiled: August 27, 2001Date of Patent: April 8, 2003Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Gregory L. Cowan, Kim M. Pierce
-
Patent number: 6347394Abstract: An integrated circuit (IC) module, such as a Single In-Line Memory Module (SIMM), Dual In-Line Memory Module (DIMM), or Multi-Chip Module (MCM), includes a buffering IC that buffers clock and other input signals received by the IC module. As a result of the buffering, the setup and hold times associated with these input signals are improved, thereby improving yields.Type: GrantFiled: November 4, 1998Date of Patent: February 12, 2002Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Joe Olson
-
Patent number: 6314538Abstract: A semiconductor integrated circuit and method for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.Type: GrantFiled: October 20, 1998Date of Patent: November 6, 2001Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Gregory L. Cowan, Kim M. Pierce
-
Patent number: 6289292Abstract: With the present invention, a component may be identified based upon selected physical characteristics of the component. In one embodiment, a system is provided for storing information pertaining to components within a set of components. A characterization function, which is a function of relevant physical characteristics shared by each component within the set of components, is associated with the set of components. The system includes a characterization value test station and a database. The characterization value test station is used to determine the characterization values of the components pursuant to the characterization function. The database stores information that pertains to each component with the component's characterization value linked as an identifier to the information. In this manner, information pertaining to a component may be retrieved from the database based on the component's characterization value.Type: GrantFiled: October 28, 1997Date of Patent: September 11, 2001Assignee: Micron Technology, Inc.Inventors: Dave E. Charlton, Roland Ochoa
-
Patent number: 6172924Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuit includes two devices (40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier (14) with a second current level, different from the first current level. The selector (44) is coupled to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices (40 and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: February 3, 2000Date of Patent: January 9, 2001Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 6161052Abstract: The present invention provides a method for identifying components based upon selected physical characteristics. Initially, a characterization function that will produce a unique characterization value within a set of components, is (or has been) assigned to the set of components. The characterization function is a function of at least one physical characteristic that is shared by the components within the set of components. Next, the measurable physical characteristics defined as part of the characterization function are measured by testing. A characterization value, which is calculated from the assigned characterization function, is determined for each component. Each component that is to be subsequently identified is then identified by its associated characterization value.Type: GrantFiled: October 28, 1997Date of Patent: December 12, 2000Assignee: Micron Electronics, Inc.Inventors: Dave E. Charlton, Roland Ochoa
-
Patent number: 6058058Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuit includes two devices (40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier (14) with a second current level, different from the first current level. The selector (44) is coupled to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices (40 and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: August 20, 1998Date of Patent: May 2, 2000Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 6054682Abstract: A system and method for assembling components onto a circuit board is disclosed. The system includes: a thermal chamber for receiving a plurality of components therein and for heating the plurality of components at a predetermined temperature for a predetermined length of time; an outfeed slot located on a wall of the thermal chamber which allows at least one component from the plurality of components to pass therethrough and emerge externally of the thermal chamber; and a pick and place machine, located adjacent to the thermal chamber, which automatically retrieves the at least one component which has passed through the outfeed slot and automatically places the at least one component onto a designated circuit board.Type: GrantFiled: March 11, 1999Date of Patent: April 25, 2000Assignee: Micron Electronics, Inc.Inventors: Roland Ochoa, Derek T. Smith
-
Patent number: 5940338Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuit includes two devices (40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier (14) with a second current level, different from the first current level. The selector (44) is coupled to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices (40 and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: August 20, 1998Date of Patent: August 17, 1999Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 5901099Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuts includes two devices(40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier(14) with a second current level, different from the first current level. The selector (14) is couple to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices(40and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: August 22, 1997Date of Patent: May 4, 1999Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 5864565Abstract: A semiconductor integrated circuit and method for compressing test stimuli to one test output signal during a test mode. The test output signal is driven from one input/output node of the semiconductor integrated circuit to a test station through a load board interface. Buffer circuitry on the semiconductor integrated circuit drive a high impedance to the input/output nodes of the integrated circuit during the test mode. The load board interface allows a single test station to receive test output signals from a plurality of semiconductor integrated circuits of the invention during the test mode, thereby allowing one test station to simultaneously test a plurality of circuits.Type: GrantFiled: June 25, 1997Date of Patent: January 26, 1999Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Gregory L. Cowan, Kim M. Pierce
-
Patent number: 5812470Abstract: An apparatus, system and method for identifying an access mode of a semiconductor memory in a data processing system, characterized by significant reduction of the possibility of erroneous identification of the access mode. A semiconductor memory has an access circuit bank with plurality of selectable circuits only one of which is activated, each selectable circuit respectively associated with a selectable semiconductor memory access mode, the access mode selection typically being accomplished by selectively blowing fuses associated with the corresponding selectable circuits. A semiconductor memory access mode is correctly identified by associating, in response to a test signal for determining the fuse status, the respective activated selectable circuit with its corresponding access mode.Type: GrantFiled: September 10, 1996Date of Patent: September 22, 1998Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Kacey Cutler, Craig Schneider, Gary Gilliam, Steven Renfro
-
Patent number: 5744978Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuit includes two devices (40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier (14) with a second current level, different from the first current level. The selector (44) is coupled to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices (40 and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: January 15, 1997Date of Patent: April 28, 1998Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 5742549Abstract: To permit effective testing of a sense amplifier circuit, the sense amplifier is designed to be responsive to data stored in a selected memory cell in a controlled test mode. The sense amplifier circuit includes a pull-down circuit having delay circuit to receive and respond to a control signal which indicates whether the sensing circuit is to operate in test mode or normal mode. The sense amplifier circuit also includes an output circuit which is configured and arranged to generate a reference signal corresponding to the data stored in a selected memory cell. To permit sufficient time to test the circuit for correct data values at the output signal, the reference signal is delayed in response to the control signal indicating that the sensing circuit is to operate in test mode.Type: GrantFiled: March 24, 1997Date of Patent: April 21, 1998Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Daniel R. Loughmiller
-
Patent number: 5627785Abstract: A circuit for a sense amplifier (14) for use with a memory device (10). The circuit includes two devices (40 and 42) that are controlled by a selector (44). The first device (40) drives the sense amplifier (14) with a first current level. The second device (42) drives the sense amplifier (14) with a second current level, different from the first current level. The selector (44) is coupled to the first and second devices (40 and 42) so as to selectively couple one of the first and second devices (40 and 42) to the sense amplifier (14) based on a power supply voltage of the memory device (10).Type: GrantFiled: March 15, 1996Date of Patent: May 6, 1997Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Steve G. Renfro, Kacey Cutler, Roland Ochoa, Craig E. Schneider
-
Patent number: 5615158Abstract: To permit effective testing of a sense amplifier circuit, the sense amplifier is designed to be responsive to data stored in a selected memory cell in a controlled test mode. The sense amplifier circuit includes a pull-down circuit having delay circuit to receive and respond to a control signal which indicates whether the sensing circuit is to operate in test mode or normal mode. The sense amplifier circuit also includes an output circuit which is configured and arranged to generate a reference signal corresponding to the data stored in a selected memory cell. To permit sufficient time to test the circuit for correct data values at the output signal, the reference signal is delayed in response to the control signal indicating that the sensing circuit is to operate in test mode.Type: GrantFiled: November 13, 1995Date of Patent: March 25, 1997Assignee: Micron Technology, Inc.Inventors: Roland Ochoa, Daniel R. Loughmiller